
## DTIC FILE COPY



AD-A218 216



Technical Document 1712 December 1989

## Joint NOSC/NRL InP Microwave/Millimeter Wave Technology Workshop

Held at Naval Ocean Systems Center San Diego, California 92152-5000 on 25-26 January 1989

Approved for public release; distribution is unlimited.

The views and conclusions contained in this report are those of the participants and should not be interpreted as representing the official policies, either expressed or implied, of the Naval Ocean Systems Center or the U.S. Government.

## **NAVAL OCEAN SYSTEMS CENTER**

San Diego, California 92152-5000

J. D. FONTANA, CAPT, USN Commander

R. M. HILLYER
Technical Director

## **ADMINISTRATIVE INFORMATION**

This document is a compilation of the papers delivered at the Joint NOSC/NRL InP Microwave/Millimeter Wave Technology Workshop. This workshop was held at the Naval Ocean Systems Center, San Diego, California, on 25 and 26 January 1989.

Released by L. J. Messick Material and Device Technology Branch Under authority of H. E. Rast, Head Electronic Material Sciences Division

## CONTENTS

	PAGE NO.
Agenda	1
Attendance List	5
Workshop Summary	9
In Chamber Characterization of Materials Properties During CVD Processing of III-V Compound and Alloy Semiconductors	=19
In-Situ Rapid Isothermal Processing of II-A Fluorides for InP Based Devices	<del>3</del> 3
Simulation of Self-Aligned Gate Processing for Indium Phosphide MISFETs	=51
Photoluminescence as a Technique for Assessing Thermal Damage and Implant Activation During Post-Implant Activation of Si-Implanted InP	
P/N Junction Vapor Phase Epitaxial Growth in InP and InP JFET Results with All Epitaxial Layer Growth	= 79
P-Doping with Manganese in MOVPE-Grown InP and InGaAs	99
InP on GaAs/Si Substrates for Monolithic Integration of Advanced High-Speed Optoelectronics	= 1/3
Downstream Plasma Activated Etching of III-V Compound Semiconductor	cs= 143
AlInAs-GaInAs HBTs for High Speed Applications	<b>=</b> /53
High Performance In, GaAs MODFETs on InP and GaAs	=173
Gain and Noise Characteristics of InAlAs/InGaAs Strained HEMTs	= 193
Non-Stationary Transport Phenomena in Indium Phosphide-Based Heterojunction Bipolar Transistors	<b>=</b> 2/3
Analytical and Computer-Aided Models of InP-Based MISFETs and Heterojunction Devices	- 221
A Study of Enhanced Barrier Schottky Gates for N-InP MESFETs	🖚 24/
Research on InP Devices at Lincoln Laboratory	= 247
Highly Stable InP/InGaAs Heterostructure Insulated-Gate FETs	= 265
Interface Processing for High Performance Insulated Gate Devices on InP	<b></b>

Multi-Channel InGaAs MESFETs Having Uniform DC and Microwave Gains 223
InP Junction FETs with a Nitride-Registered Gate Metallization 311
InP-Based Pseudomorphic High-Speed Devices Realized by Molecular Beam Epitaxy
A Diffused Junction InP JFET for High Speed Integrated Circuit and Power Applications
Radiation Effects on InP Based Electrical and Optical Devices
2-40 GHz InGaAs HEMT Monolithic Distributed Power Amplifier
High Efficiency, Wideband GaInAs MISFET Amplifiers
Novel Applications of InP Based Technology: Neurocomputing
Millimeter-Wave InAlAs/InGaAs/InP Lattice-Matched HEMTs 447
Microwave Performance and Circuit Applications of InP/GaInAs HBTs
Monolithic and Discrete MM-Wave InP Lateral Transferred-Electron Oscillators

Accesi	on For		
2110	ounced	00	
By			
,3,	व्यवस्थान ।	ಂd <b>es</b>	
Dist	Avial Lieu Specou		
A-1			



## AGENDA

## InP MICROWAVE/MILLIMETER-WAVE TECHNOLOGY WORKSHOP

NOSC Meeting Coordinator		Hosts	
Kitty Pitts Code 032		Louis Messick (Code 561) Naval Ocean Systems Center Ken Sleger (Code 6852) Naval Research Lab	
Wednesday, 25	January		
1300	Late Registration at the La Joll	a Village Inn, Wind and Sea Rooms	
	Session I Materials, Processing and Char Chairman: M. Hollis, MIT Linco		
1330	Introductory Remarks - L. Messic	k, Naval Ocean Systems Center	
1335	Recent Advances on the Growth of Bulk InP; G. Antypas, Crystacomm, Inc., Mountain View, CA.		
1350	In-Chamber Characterization of Materials Properties During CVD Processing of III-V Compound and Alloy Semiconductors; D. L. Lile, R. Iyer, R. R. Chang and B. Bollig, Colorado State University, Ft. Collins, CO.		
1405	In-Situ Rapid Isothermal Process Devices; R. Singh, University of	ing of II-A Fluorides for InP Based Oklahoma, Norman, OK.	
1420	Encapsulated Rapid Thermal Annea InP MISFETs; V. J. Kapoor, M. D. Johnson, University of Cincinnat		
1435	Photoluminescence as a Technique Implant Activation During Post-I InP; R. R. Chang and D. L. Lile, Ft. Collins, CO.		
1450	P/N Junction Vapor Phase Epitaxi with all Epitaxial Layer Growth; Associates, Santa Clara, CA.	al Growth in InP and JFET Results J. Crowley, Varian	
1505	P-Doping with Maganese in MOVPE- and T. T. Vu, Naval Ocean System	GROWN InP and InGaAs; A. R. Clawson s Center, San Diego, CA.	
1520	InP on GaAs/Si Substrates for Mo High-Speed Optoelectronics; S. M Bedford, MA.	nolithic Integration of Advanced . Vernon, Spire Corporation,	
1535	Downstream Plasma Activated Etch Semiconductors; R. Iyer and D. L University, Ft. Collins, CO.		

1550	Break		
1620	Panel Discussion: Materials, Processing and Characterization Moderator: D. L. Lile, Colorado State University		
	Session II Devices Chairman: R. Singh, University of Oklahoma		
1710	The Case for InP, $In_XGa_XAs$ and $In_YAs$ Heterojunction-Based MISFETs, SISFETs and MODFETs; H. H. Wieder, University of California, San Diego, CA.		
1725	InAlAs/InGaAs Heterojunction Bipolar Transistors; U. Mishra*, A. S. Brown** and J. F. Jensen, Hughes Research Laboratory, Malibu, CA. *Now at North Carolina State University, Raleigh, NC. **Now at Army Research Office, Durham, NC.		
1740	High Performance In, GaAs MODFETs on InP and GaAs; L. F. Eastman, Cornell University, Ithaca, NY.		
1755	Gain and Noise Characteristics of InAlAs/InGaAs Strained HEMT's; D. Pavlidis, G. I. Ng and M. Weiss, University of Michigan, Ann Arbor, MI.		
1810	End of Session		
1900	Dinner		
Thursday, 26	January		
	Session III		
Devices Chairman: J. Berenz, TRW			
0830	Non-Stationary Transport Phenomena in Indium-Phosphide-Based Heterojunction Bipolar Transistors; J. Lucpelouard and M. A. Littlejohn, North Carolina State University, Raleigh, NC.		
0845	Analytical and Computer-Aided Models of InP-Based MISFETs and Heterojunction Devices; A. J. Shey and W. H. Ku, University of California, San Diego, CA and L. Messick, Naval Ocean Systems Center, San Diego, CA		
0900	A Study of Enhanced Barrier Schottky Gates for N-InP MESFETs; A. A. Iliadis and W. Lee, University of Maryland, College Park, MD and O. A. Aina, Allied-Signal Aerospace Company, Columbia, MD.		
0915	Research on InP Devices at Lincoln Laboratory; A. R. Calawa, C. L. Chen, J. D. Woodhouse, S. C. Palmateer, S. H. Groves, G. W. Iseler, W. E. Courtney, and J. P. Donnelly, MIT Lincoln Laboratory, Lexington, MA.		

0930	Highly Stable Microwave Performance of InP/InGaAs HIGFETs; E. A. Martin, O. A. Aina, A. A. Iliadis*, M. R. Mattingly, and E. Hemphling, Allied-Signal Aerospace Company, Columbia, MD. * University of Maryland, College Park, MD. * Also with the University of Maryland.
0945	Interface Processing for High Performance Insulated Gate Devices on InP; R. Chang, Z. Zou, K. Han, R. Iyer, and D. L. Lile, Colorado State University, Ft. Collins, CO.
1000	Break
1030	Multi-Channel InGaAs MESFETs Having Uniform DC and Microwave Gains; A. Fathimulla, H. Hier and J. Abrahams, Allied-Signal Aerospace Company, Columbia, MD.
1045	InP Junction FETs with a Nitride-Registered Gate Metallization; J. B. Boos, W. Kruppa* and B. Molnar, Naval Research Laboratory, Washington, DC. * George Mason University, Fairfax, VA and Sachs/Freeman Associates, Landover, MD.
1100	InP-Based Pseudomorphic High-Speed Devices Realized by Molecular Beam Epitaxy, P. Bhattacharya, University of Michigan, Ann Arbor. MI.
1115	A Diffused Junction InP JFET for High Speed Integrated Circuit and Power Applications; C. R. Zeisse, R. Nguyen, T. T. Vu, L. Messick, Naval Ocean Systems Center, San Diego, CA and K. L. Moazed, North Carolina State University, Raleigh, NC.
1130	Radiation Effects on InP-Based Electrical and Optical Devices; K. N. Vu, J. Y. Yaung, R. E. Helander, and G. B. Newstrom, TRW, Carson, CA.
	Session IV
	Applications and Devices Chairman: B. Fank, Varian
1145	2-40 GHz InGaAs HEMT Monolithic Distributed Amplifier; J. Berenz, J. Yonaki, K. Nakano, M. LaCon and K. Stolt, TRW, Redondo Beach, CA and H. Wieder and P. Chu, University of California, San Diego, CA.
1200	GaInAs MISFET Wideband Microwave Power Amplifiers; D. Bechtle, L. C. Upadhyayula, P. D. Gardner and S. Y. Narayan, David Sarnoff Research Center, Princeton, NJ.
1215	Novel Applications of InP Based Technology: Neurocomputing; R. Singh, University of Oklahoma, Norman, OK.
1230	Lunch

## ATTENDANCE LIST

Dr. Leye Aina
Allied-Signal Aerospace Technology
Center
9140 Old Annapolis Road
Columbia, MD 21045
(301)964-4232

George A. Antypas Crystacomm, Inc. 1599 N. Shoreline Blvd. Mountain View, CA 94043 (415)961-4311

Dr. Peter M. Asbeck
Rockwell International Science
Center
High Speed Electronics
1049 Camino Dos Rios
Thousand Oaks, CA 91360
(805)373-4275

Dr. Burhan Bayraktaroglu Texas Instruments P. O. Box 655936, M/S 134 Dallas, TX 75265 (214)995-4869

Dr. John J. Berenz TRW Electronic Systems Group M5-2174E Redondo Beach, CA 90278 (213)814-1972

Professor Pallab K. Bhattacharya University of Michigan EE&CS 1301 Beal Avenue Ann Arbor, MI 48109-2122 (313)763-6678

Mr. Robert W. Bierig Raytheon Company Research Division 131 Spring Street Lexington, MA 02173 (617)860-3091

Mr. Steven C. Binari (Code 6852) Naval Research Laboratory Washington, DC 20735 (202)767-2535 Mr. Brad Boos (Code 6852) Naval Research Laboratory Washington, DC 20375 (202)767-2535

Robert M. Braun AT&T Bell Laboratory 600 Mountain View Ave., 3C542 Murray Hill, NJ 07974 (201)582-2996

A. Robert Calawa MIT, Lincoln Laboratory (Group 87) 244 Wood Street Lexington, MA 02173 (617)981-4576

Mr. James A. Cauffman (Code 22) Office of Naval Technology 800 N. Quincy Street Arlington, VA 22217-5000 (202)696-4791 AUTOVON 226-4791

Dr. P. C. Chao General Electric Company EP3-115 Syracuse, NY 13221 (315)456-3715

Young-Kai Chen AT&T Bell Laboratory Rm 1D321 600 Mountain Ave. Murray Hill. NJ 07974 (201)582-7956

Dr. Derek T. Cheung Rockwell International Science Center High Speed Electronics 1049 Camino Dos Rios Thousand Oaks, CA 91360 (805)373-4269

Arthur R. Clawson (Code 561) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-1050 AUTOVON 553-1050 Dr. Jim D. Crowley, Manager Millimeter Wave Products Varian Associates 3251 Olcott Street Santa Clara, CA 95054-3095 (408)562-2963

Dr. Michael J. Delaney Hughes Research Laboratory 3011 Malibu Canyon Road Malibu, CA 90265 (213)317-5771

Lester F. Eastman Cornell University 425 Phillips Ithaca, NY (607)255-4369

Doris I. Elder (Code 561) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-1036 AUTOVON 553-1036

Dr. F. Berin Fank, Manager Millimeter Wave Products Varian Associates 3251 Olcott Street Santa Clara, CA 95054-3095 (408)562-2963

Dr. Ayub Fathimulla Allied-Signal Aerospace Technology Center 9140 Old Annapolis Road Columbia, MD 21045 (301)964-4066

Peter D. Gardner
David Sarnoff Research Center
CN5300
201 Washington Road
Princeton, NJ 08543-5300

Dr. David Grider Honeywll, Inc. 10701 Lyndale Ave., S. Bloomington, MN 55420 (612)887-4401 Dr. Harold L. Grubin Scientific Research Associates, Inc. 50 Nye Road Glastonbury, CT 06033 (203)659-0333

Dr. Cynthia M. Hanson (Code 561) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-5242 AUTOVON 553-5242

Dr. Mark A. Hollis MIT Lincoln Laboratory (Group 87) 244 Wood Street Lexington, MA 02173 (617)981-4653

James A. Hutchby Research Triangle Institute P. O. Box 12194 Research Triangle Park, NC 27709 (919)541-5931

Professor Agis A. Iliadis University of Maryland Electrical Engineering Department College Park, MD 20742 (301)454-8834

Professor Vik J. Kapoor University of Cincinnati E&C Engineering Department, ML #30 812 Rhodes Cincinnati, OH 45221 (513)556-4588

Dr. Walter H. Ku University of California, San Diego Mail Code R-007 La Jolla, CA 92093 (619)534-2717

Dr. L. Larson Hughes Research Laboratory 3011 Malibu Canyon Road Malibu, CA 90265 (213)317-5321

Dr. Regis F. Leonard NASA Lewis Research Center MS 54-5 21000 Brookpark Road Cleveland, OH 44135 Howard Lessoff (Code 6820) Naval Research Laboratory Washington, DC 20375 (202)767-3096 AUTOVON 297-3096

Dr. Derek L. Lile Colorado State University Department of Electrical Engineering Ft. Collins, CO 80523 (303)491-6015

Michael A. Littlejohn North Carolina State University ECE Department 232 Daniels Hall Raleigh, NC 27695-7911

Dr. Louis J. Messick (Code 561) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-1035 AUTOVON 553-1035

Dr. Umesh K. Mishra
North Carolina State University
Department of E&CE
P. O. Box 7911
Raleigh, NC 27695-7911
(919)737-7354

Richard Nguyen (Code 561) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-5435 AUTOVON 553-5435

Professor Dimitris Pavlidis University of Michigan EE& CS 1301 Beal Avenue Ann Arbor, MI 48109-2122 (313)747-1778

Shin-Shem Pei AT&T Bell Laboratories 600 Mountain Ave. Murray Hill, NJ 07974 (201)582-3249

Jean-LucPelourd North Carolina State University ECE P. O. Box 7911 Raleigh, NC 27695-7911 Dr. Howard E. Rast (Code 56) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-1032 AUTOVON 553-1032

David Rubin (Code 754) Naval Ocean Systems Center San Diego, CA 92152-5000

Dr. Paul Saunier Texas Instruments, Inc. MS 134 P. O. Box 655936 Dallas, TX 75040 (214)995-2375

An-Jui Shey University of California, San Diego La Jolla, CA 92037

David M. Shupe Allied-Signal Aerospace Technology Center 9140 Old Annpolis Road Columbia, MD 21045 (301)964-4048

Professor Rajendra Singh University of Oklahoma EE&CS 202 West Boyd, Room 219 Norman, OK 73019 (405)325-4286

Ken Sleger (Code 6852) Naval Research Laboratory Washington, DC 20375-5000 (202)767-3894 AUTOVON 297-3894

Dr. Phillip M. Smith General Electric EP3-115 Syracuse, NY 13221 (315)456-3664

Dr. Alan W. Swanson General Electric Company Electronics Laboratory EP #3-115 Electronics Park Syracuse, NY 13221 (315)456-2898 Marylin J. Taylor (Code 561) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-5438 AUTOVON 553-5438

Charles W. Tu University of California Mail Code R-007, ECE Department La Jolla, CA 92037 (201)534-4687

Stan W. Vernon Spire Corporation Patriots Park Bedford, MA 01730 (617)275-6000 X218

Dr. Mark B. Vinyard Departartment of Defense 8765D Early April Way Columbia, MD 21046 (301)290-9389

Khoi Vu TRW Electronic Systems Group M5-2174E Redondo Beach, CA 90278 (213)812-6579

Thao T. Vu (Code 561) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-1049 AUTOVON 553-1049

Richard T. Webster (RADC/EEAC) Rome Air Development Center Hanscom AFE, MA 01731 (617)377-3683 AUTOVON 478-3683

H. H. Wieder University of California Mail Stop C-014 EE & CS Department La Jolla, CA 92093 (619)452-3546

Gerald L. Witt (AFOSR/NE) AFOSR Bolling AFB, DC 20332-6448 (202)767-4931 AUTOVON 297-4931 John Woodhouse MIT Lincoln Laboratory P. O. Box 73 Lexington, MA 02173 (617)981-4685

Dr. James Y. Yaung TRW DH4/2640, One Space Park Redondo Beach, CA 90701

Stanley W. Zehr Rockwell Science Center 1049 Camino Dos Rios Thousand Oaks, CA 91360

Dr. Jim Zeidler (Code 7601) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-1581 AUTOVON 553-1581

Dr. Carl R. Zeisse (Code 561) Naval Ocean Systems Center San Diego, CA 92152-5000 (619)553-5705 AUTOVON 553-5705

## WORKSHOP SUMMARY

K. J. Sleger

Naval Research Laboratory Washington, DC

# Inp MICROWAVE/MM-WAVE TECHNOLOGY WORKSHOP

25-26 January 1989, NOSC

SESSION I SESSIONS II, III

SESSIONS IV

Materials, Processing

Devices

Appliations and Devices

9 papers

15 papers

7 papers 1 panel session

1 panel session

Whither InP?

## InP Workshop Participant Questions

- gies? What is your business orientation (R/D), components, foundry service, etc.)? Please state your interest in InP and derivative technolo-
- What connections to 2. What, in your opinion, are the benefits and/or value added features of InP and derivative technologies? What connections other technologies can you identify?
- necting diverse systems? Does the use of InP suggest new system architectures and new circuits concepts which could change the Is there a role for InP and derivative technologies in conbasis for competition?
- 4. What competitive products do you see emerging from the InPand related technology effort currently underway at you organization? What InP and related technology R&D efforts do you plan to pursue in the future? Do you see opportunities for InP to change competitive balance with, say, GaAs?
- 5. What is the role of InP and related technologies in the solid state RF/MW/MMW device/IC/module market place? Please include responses to question 1-4 that apply to RF/MW/MMW solid state devices/ICs.
- 6. What, in your opinion, represents the resource limits and marketing barriers currently inhibiting the development of InP?
- Have you identified users seeking the benefits of InP and ivative technologies? In not, wry not? If so, which ones and derivative technologies? what are their needs?

## HIGHLIGHTS, **▼TECHNICAL**

processing, silicon substates, silicon wedge dielectrics, gentle plasma etching, sulfidation (5% drift over 10% sec, 4V drain, 4V gate), hydrogenation (2% drift) Drift problem with MIS devices under attack with epitaxial dielectrics, heat pulse

lon implantation damages to 3 microns or more even for the shortest anneal cycle , Limits to HJ device peformance related to epitaxial layer design (at present HBT working at 30% beta max),

Atomic planar doping in use for MODFET on InP with matching - Vsat about

1.6 1.8 × 107 cm/sec

+ Small drain current drift observed in Si02 based HIGFET-drift less than 4% over 15 hours > + InAIAs-InGaAs planar-doped HEMTs laffce matched to InP, 0-.25 micron T-gate, 900 mS/mm, 0.5 dB NF at 18 GHz and the matched to InP, 0-.25 micron T-gate,

- + Hot Electron InP/InGaAs HBT ft = 140 GHz, fmax = 70 GHz,

Keywe Co include: (6 effect hanites

# **MATERIAL PANEL**

- Substrate perspective-niche technology/market with spawning potential
- Defect-free material coming but market driven
- The preferred choice for electro-optics
- A good future for epitaxial HJ devices
- Government has a lack of global planning
- Do not wait or depend on government for success

# PANEL DEVICE/APPLICATIONS

+ Substrate is not the problem

 Results at 1988 IEDM demonstrated the winning properties of InP-its up to us to carry the ball

+ Understanding NOW is the key to success

- + CAD above 40 GHz may be a stumbling block
- + We have InP art not technology
- + Optics is the market driver

+ ICs can trample material efforts

- Cost/penalty function could be a problem
- + Basic science needs strengthening, especially in reliability and reproducibility
- Need to establish a material team to contain the cost of InP substrate
- + Remember the moving FERMI level in silicon and how it was "fixed"

# WHITHER INP?

# IDENTIFIED APPLICATIONS

Terminal guidance Weather satellite radiometer

Interface to HDTV

LNS-high bandwidth interconnect

Optically controlled phased array steering

Radiation hard electronics

Combining diverse functions

## RECOMMENDATIONS

Concentration on surface passivation and gate insulator

Package for success!

## TODAY'S PRODUCTS

MMWave tranceiver CMOS equivalent InGaAs

## ACTION

Schedule a brainstorming session

Establish MISFET committee

# Whither HMPB

Military/Commenial User Applications Pull Proceeding A. J. FALL 700102 FUBT F02 SELL PRODUCTS TOBA DITEALL WIDGETS 82106E **PBO** ± Technology Dush KIEKE TIFES 400 6.1 (6.2

Cost, Survivability, Partovance Maintainability, Partovance Size, weight (efficiency) Apical Boughits: wide dennin


Attentability, Consumable fun, pleasue, hope, Saure time, saure en ev gy transportation, storago

## IN CHAMBER CHARACTERIZATION OF MATERIALS PROPERTIES DURING CVD PROCESSING OF III-V COMPOUND AND ALLOY SEMICONDUCTORS


D. L. Lile, R. Iyer, R. R. Chang and B. Bollig


Colorado State University Fort Collins, CO

## PRESENT APPROACH





## PROPOSED APPROACH





## PHOTOLUMINESCENCE







## PHOTOLUMINESCENCE INTENSITY AFFECTED BY:


- 1. SURFACE RECOMBINATION, S
- 2. SPACE CHARGE LAYER, W


$$|=|_{\bullet}(S,V_s)*EXP(-W.X)$$




## 









b) WITH PHOSPHOROUS OVERPRESSURE. IN SITU PHOTOLUMINESCENCE RESPONSE DURING TEMPERATURE CYCLING AT 400mTorr TO 250° C Annealing Temperature(C) 200 (D) a) IN N2 150 (e) 0.8 0.6 0.4 0.2 0 Photoluminescence (arbitrary units)

## IN-SITU RAPID ISOTHERMAL PROCESSING OF II-A FLUORIDES FOR InP BASED DEVICES

R. Singh

School of Electrical Engineering and Computer Science University of Oklahoma Norman, OK 73019 (405)325-4721

## IN-SITU RAPID ISOTHERMAL PROCESSING OF II-A FLUORIDES FOR InP BASED DEVICES

## R. Singh


School of Electrical Engineering and Computer Science University of Oklahoma Norman, Oklahoma 73019 (405)325-4721

## EPITAXIAL DIELECTRICS (A Relatively New Class of Dielectrics)

- II-A FLUORIDES (CaF<sub>2</sub>, BaF<sub>2</sub>, SrF<sub>2</sub> and their mixtures)
- LATTICE MATCH TO MOST IMPORTANT SEMICON-DUCTORS (Slight mismatch can be used for strained super lattice approach)
- COMPARED TO AMORPHOUS DIELECTRICS ORDERED SEMICONDUCTOR-DIELECTRIC INTERFACE
  - (1) Improved carrier transport (high mobility)
  - (2) Higher mobilities of electrons and holes in the dielectric is expected to provide improved hot carrier and rad. hardening feature
- SEMICONDUCTOR, DIELECTRIC, CONDUCTOR
   (SILICIDE e.g. NiSi<sub>2</sub>) AND SUPERCONDUCTORS ALL
   POSSIBLY CAN BE GROWN IN ANY DESIRED SEQUENCI
  - (1) True 3-D circuits with the capability of having interconnections both on top and bottom of the device
  - (2) Near femto second hybrid superconductor/semiconductor switching transistors
  - (3) Integration of microelectronic, opto electronic and superconducting devices on one chip
- AS A GATE DIELECTRIC MATERIAL COMPARED TO SiO<sub>2</sub>
  - (1) Large band gap ( $\sim 12.0 \text{ eV}$ )
  - (2) Ionic bond (stronger than covalent bond)
  - (3) Higher Dielectric Constant ( $\sim 7.2$ )

## Table: Epitaxial Alkaline Earth Flouride Semiconductor Systems

Fluoride	Semiconductor	Substrate Orientation	$\begin{array}{c} \text{Lattice} \\ \text{Mismatch}(\%) \end{array}$
$\mathrm{CaF_2}$	Si	(100), (110), (111)	+0.61
$SrF_2$	InP	(100)	-1.2
$\mathrm{Ca}_{x}\mathrm{Sr}_{1-x}\mathrm{F}_{2}$	GaAs	(100), (110), (111)	0
$\mathrm{Ba}_{x}\mathrm{Sr}_{1-x}\mathrm{F}_{2}$	InP	(100)	0




HETRO PRCESSING PROVIDES


PRECIBE CONTROL : MATERIAL


COMPOSITION

: STRUCTURAL PROPERTIES

: ELECTRICAL PROPERTIES












Fig. 1. Temperature - time cycles as a function of lamp power.


#### PROCESSING CONSIDERATIONS

- (A) FURNACE PROCESSING (700-800°C HEATING FOR SEVERAL MINUTES)
  - Diffusion Assisted Chemical Reactions Preferential Evaporation of Fluorine



#### (B) IN-SITU RAPID ISOTHERMAL PROCESSING










FIG: 1MHZ C-V CHARACTERISTICS OF 100 Å CaF ON SILICO





BREAK DOWN FIELD (MV/cm)














#### InP RESULTS

SAMPLE #	HISTORY OF SAMPLE	FRONT $\psi$	BACK	FRONT $\Delta$	BACK $\Delta$	
Bare		11.23	11.23	140	140	
I <sub>31</sub>	500 $\lambda$ 830°C, 30 sec 500 $\lambda$ 800°C, 15 sec	7.11	7.945	<b>147.65</b>	137.49	~ 1000À
I <sub>32</sub>	500Å 700°C, 10 sec 500Å 600°C, 15 sec	13.55	12.71	142.45	101.15	~ 1000 <i>Å</i>
I <sub>33</sub>	50Å 700°C, 10 sec 250Å 600°C, 15 sec	9.615	8.915	107.73	144.03	~ 300Å




Fig. 11 Capacitance-Voltage Characteristics of Epitaxial CaF2 on InF.

SIMULATION OF SELF-ALIGNED GATE PROCESSING FOR INDIUM PHOSPHIDE MISFETS

Vik J. Kapoor

Electronic Devices and Materials Laboratory
Department of Electrical and Computer Engineering
University of Cincinnati
Cincinnati, OH 45221

Mike Biedenbender Greg Johnson Mohsen Shokrani

Research supported by NASA.

### SIMULATION OF SELF-ALIGNED GATE PROCESSING FOR INDIUM PHOSPHIDE MISFETS

#### VIK J. KAPOOR

## ELECTRONIC DEVICES AND MATERIALS LAB DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF CINCINNATI CINCINNATI, OHIO 45221

MIKE BIEDENBENDER
GREG JOHNSON
MOHSEN SHOKRANI

RESEARCH SUPPORTED BY NASA,

#### INTRODUCTION

- 1 P DOPED SILICON DIOXIDE THIN FILM
  AS AN ENCAPSULANT AND GATE DIELECTRIC
- 2 ION IMPLANTATION AND THERMAL ANNEALING OF THIN FILMS
- 3 IMP MISFET FABRICATION

#### SAMPLE PREPARATION

INP SUBSTRATES: N-TYPE (SN), (100),  $1 \times 10^{16}$  cm<sup>-3</sup> SEMI-INSULATING (FE), (100),  $R=1E7 \cap CM$ 

CLEANING PROCEDURES: STANDARD DEGREASE

#### INITIAL CLEANING

30 SEC - (1:1:4)12:1 (HC1:HF:H<sub>2</sub>0):H<sub>2</sub>0<sub>2</sub>

 $30 \text{ sec} - 101 \text{ H}_3\text{PO}_4/\text{H}_2\text{O}$ 

5 MIN - DI WATER RINSE

 $3 \text{ min} - 10 \text{ wt} 110_3/1_20$ 

5 MIN - DI WATER RINSE

15 SEC - (1:1:4)12:1 (HC1:HF:H<sub>2</sub>0):H<sub>2</sub>0<sub>2</sub>

15 sec - 10% H<sub>3</sub>PO<sub>4</sub>/H<sub>2</sub>O

5 MIN - DI WATER RINSE

N2 BLOW DRY

#### PRIOR TO INSULATOR DEPOSITION

15 SEC - 10:1 H<sub>2</sub>0:HF 5 MIN - DI WATER RINSE N<sub>2</sub> BLOW DRY

OHMIC CONTACT: MIS CAPACITOR BACK CONTACT
AU/GE 12% EUTECTIC (1500%): AU (1000%)
ALLOY 5 MIN, 400 C, 10% H<sub>2</sub>/N<sub>2</sub> 1000 SCCM

#### SIO2 FILM DEPOSITION

## TECHNICS PLANARETCH PEII-A 13.56 MHz/ AUTOMATIC MATCHING

#### **PROCEDURE:**

1. CHAMBER ETCH CF4, 150W, 25 MIN

2. N<sub>2</sub> PLASMA CLEAN N<sub>2</sub>, 100W, 5 MIN

3. BAKEOUT  $N_2$ , 5 min, 275 C

4. LOAD SUBSTRATES AND P4 SOURCE

5. BAKEOUT N<sub>2</sub>, 2 HOURS, 275 C

6. INTRODUCE REACTANTS

7. DEPOSIT

#### PHOSPHORUS RICH INTERFACE

- 1. N2 PLASMA 5MIN, 30W, 275C, 20 SCCM, 500mTORR
- 2. N<sub>2</sub>O PLASMA 1MIN, 30W, 275C, 30 SCCM, 500mTORR

#### S102

- 1. 800 MTORR, 30 WATT RF
- 2. 275 C SUBSTRATE TEMPERATURE
- 3. N<sub>2</sub>0; 55SCCM, SIH<sub>4</sub>; 17.4SCCM

## RAPID THERMAL ANNEALING (SIO<sub>2</sub> FILMS AS ENCAPSULANT AND GATE)

SYSTEM: PROCESS PRODUCTS CORP.
RAPID HEAT MODUAL

#### H<sub>2</sub> RTA:

- 1. 700 C
- 2. 30 SEC
- 3. H<sub>2</sub> FLOW RATE = 2 LITER/MIN


#### N<sub>2</sub> RTA:

- 1. 700 C
- 2. 30 SEC
- 3. N<sub>2</sub> FLOW RATE = 2 LITER/MIN


#### LOW TEMPERATURE FURNACE ANNEAL


- 1. 1 HOUR
- 2. 400 C
- 3.  $10\% H_2/N_2$  FLOW RATE = 1 LITER/MIN


#### THERMAL PROCESSING OF INSULATORS



AES ANALYSIS OF SIO2 (WITH PROSPHORUS)








#### **ELECTRON CONCENTRATION PROFILES**

#### INP MISFET FABRICATION

- . INITIAL CLEAN
- . ALIGNMENT MARKS
  - -(MASK #1)
  - -ETCH 1000Å INP: 10wT% HIO3/H20




- . SOURCE/DRAIN IMPLANTATION
  - -(MASK #2)
  - -DEGREASE
  - -30 sec 1:1 H<sub>2</sub>0:HF
  - -PHOTORESIST IMPLANT MASK
  - -SI: 150 KeV,  $4 \times 10^{13} \text{cm}^{-2}$



#### **INSULATOR DEPOSITION**


- -DEGREASE
- -30 SEC 1:1 H<sub>2</sub>0:HF
- -SIO2: 275 C, 30W, 800mTORR, 1000A



#### INP MISFET FABRICATION


## RAPID THERMAL ANNEAL

- -700 C FOR 30SEC
- -H<sub>2</sub> OR N<sub>2</sub>




#### SOURCE/DRAIN CONTACTS

- -(MASK #3)
- -Au/GE 12 WT% (1500Å)
- -Au (1000<sub>A</sub>)
- -LIFT-OFF PROCESS
- -ALLOY CONTACTS





#### GATE METALIZATION

- -(MASK #6)
- -Ti (500Å)
- -Au (4000Å)
- -LIFT OFF PROCESS





In P. MISFET






## InP MISERIA V CHARACTERISTICS







## InP MISFET I-V, CHARACTERISTIC




INP MISFET



#### I - V CHARACTERISTICS



I-V curve for In P MISFET with a  $Ge_3N_4$  Insulator



PHOTOLUMINESCENCE AS A TECHNIQUE FOR ASSESSING THERMAL DAMAGE AND IMPLANT ACTIVATION DURING POST-IMPLANT ANNEAL OF SI-IMPLANTED INP

R. R. Chang and D. L. Lile

Colorado State University Fort Collins, CO





Fig. 4.6 Schematic illustration of the apparatus employed for photoluminescence measurements ex situ.



# Ion Implantation


- Nonactive Impurities
  - Crystal Damage


Ihermal Annealing


Activates ImpuritiesRecrystallize Lattice

Increased PL Increased PL


Causes Thermal Degradation— Reduced PL








temperature for a constant annealing time of 5 seconds. Fine aling terpartoined with an overpressure of phosphorous on an implanted 54-154 sample(a), with a 2006 A Siog cap and, (0), without a cap. Fig. 5.17 Variation of the photoluminescence response with annealing





## P/N JUNCTION VAPOR PHASE EPITAXIAL GROWTH IN InP and InP JFET RESULTS WITH ALL EPITAXIAL LAYER GROWTH

J. Crowley, D. Tringali and B. Fank

Varian Associates, Inc. 3251 Olcott Street Santa Clara, CA 95054-3095

## "P/N JUNCTION VAPOR PHASE EPITAXIAL GROWTH IN INP AND INP JFEL RESULTS WITH ALL EPITAXIAL LAYER GROWTH"

J. Crowley, p. Tringall and B. Fank

Varian Associates, Inc. 3251 Ulcott Street Santa Clara, CA 95054-3095

High quality epitaxial growth of N-type doped inP crystal using vapor phase techniques has been well established for some time. However, the sequencial epitaxial growth of P-type and N-type doping layers in InP has not been well demonstrated, especially using vapor phase techniques. Since device designs with both P and N layers in InP have excellent potential, (specifically millimeter wave JFets and Impatts) work was undertaken to make a special VPE reactor with this growth capability. This paper describes the reactor design used to achieve the high quality P/N epitaxial junction and its application to the development of an all epitaxial InP JFet.

Using a two chamber design with separate N-type (sultur detant) P-type (zinc dopant) doping champers. and excellent P/A junctions have Polaron measured doping been grown in inc. profiles show shart transitions from N-type coping in the low 1017/cm3 range to P-type doping in the mid 1013/cm3 Some initial SiMS measurements snow both "clean" range. junctions and some possible zinc penetration into the A sultur doped region. Some rationale for both of these conditions can be given.

With this P/N function growth capability established, waters with doping profiles for inPuffets have been grown. Fabrication technques have been developed for the uper and a number of devices have been made and tested. Results to date of a UFE; with a complete epitaxial design and construction show a measured transconductance of 50 ms/mm with a 2.7 um gate length. A number of design and tabrication charges are being made to improve the performance to expected levels for an inc FET.

10006

Best Available Copy

## InP JFET DEVELOPMENT

- \* GOALS AND OBJECTIVES
- \* MATERIAL GROWTH AND CHARACTERIZATION
- \* DEVICE FABRICATION
- \* ELECTRICAL EVALUATION
- \* CONCLUSIONS

## InP JFET DEVELOPMENT

## **GOALS**

- \* EPITAXIAL InP P/N JUNCTION
- \* POWER InP JFET
  Po/Z > 1.5 W/mm @ 20GHz

## **OBJECTIVES**


- \* DEVELOP VPE REACTOR WITH BOTH P-TYPE AND N-TYPE DOPING CAPABILITY
- \* CHARACTERIZE MATERIAL
- \* OPTIMIZE EPI STRUCTURE FOR JFETs
- \* ESTABLISH FABRICATION PROCESS
- \* PERFORM DC AND RF EVALUATION
- \* MODEL DEVICE

DE2 VE Line H, +PCl,


P-Type and N-Type Doping

InP VPE REACTOR


×es+ Pront View Split Chamber Liner STH-TIL. 670°C Split Chamber Liner PURIOR PROPILE 760°C - H,+FC1,




Measured Transition Between Two Epi Layers




Typical Measured P-Type Doping Profile




Measured Doping Profile of JFET Wafer 17J 3-2





Measured Doping Profile of JFET Wafer IPJ 3-1




## EPITAXIAL InP P/N JUNCTION








## InP JFET CONFIGURATION







## INP FET PROCESS

- MESA ISOLATION
- SOURCE-DRAIN OHMIC CONTACTS
- GATE METAL
- GATE ETCH
- BOND PAD METAL
- PASSIVATION
- BACKSIDE THINNING
- BACKSIDE METAL
- DIE SEPARATION


## InP JFET



GATE-SOURCE I-V CURVE




DRAIN-SOURCE I-V CURVES



Schematic Representation of Device Carrier Used for DC and RF Evaluation

## InP JFETS

	Lg (um)	Gmo/Z (mS/mm)
BELL LABS .	2.0	50
NR <u>L</u>	1.0	40
VARIAN	2.7	50
( VARIAN InP MESFET	1.6	115 )



FREQUENCY (GHz)

## CONCLUSIONS

- + GOOD QUALITY INP P/N JUNCTIONS BY VPE
- + InP JFETS WITH Gm/Z = 50 mS/mm HAVE BEEN FABRICATED
- \* CHANNEL CHARACTERISICS APPEAR DEGRADED
  DIFFUSION OF ZINC FROM P-LAYER
  DIFFUSION OF IRON FROM SUBSTRATE
- \* EXTRINSIC Gm IS LOW DUE TO HIGH Rs
- \* IMPROVEMENTS NEEDED

  N- BUFFER LAYERS

  LOWER P DOPING TO 1E18 cm^-3

  THIN P-LAYERS

  IMPLANTED N+ SOURCE-DRAIN CONTACTS

  DECREASE GATE LENGTHS TO < 1.0 um

## P-DOPING WITH MANGANESE IN MOVPE-GROWN INP AND INGAAS

A. R. Clawson and T. T. Vu

Electronic Material Sciences Division (Code 56) Naval Ocean Systems Center San Diego, CA 92152-5000

# P-DOPING WITH MANGANESE IN

## MOVPE-GROWN INP AND INGAAS

& T. T. Vu A. R. Clawson Electronic Material Sciences Division San Diego, CA 92152-5000 Naval Ocean Systems Center

## OUTLINE

- Summary of MOCVD p-doping issues.
- growth Mn doping of InP - dependence on parameters.
- determination of Mn doping of InGaAs activation energy.
- p-n junction characteristics.

## P-DGPANTS FOR III-V MOVPE GROWTH

Zn, Cd, Mg, Be Typical Dopants:

1. Difficult to get reproducibility. Problems:

2. Dopant incorporation is dependent on a variety of growth

parameters:

- Temperature

- Chamber Pressure

- III Concentration

- V Concentration

- Dopant Concentration

## P-DOPANTS FOR III-V MOVPE GROWTH

Zn, Cd, Mg, Be Typical Dopants:

Diffusion of dopant species from the p-doped epilayer displaces the p-n junction.


and turn-off of dopant species. growth prevent sharp turn-on Source memory effects during

Problems:


## MOVPE GROWTH CONDITIONS:

- 1" x 1" CROSS-SECTION HORIZONTAL CHAMBER
  - TEMPERATURE, 650°C
- PRESSURE, 76 TORR
- TMI MOLE FRACTION
- 5 x 10 <sup>-5</sup>
- PH3 MOLE FRACTION
  - 1 x 10 -2
- TOTAL GAS FLOW, 2 SLM


## HOLE CARRIER VS DOPANT CONC.



## HOLE CARRIER VS TMIn CONC.




## HOLE CARRIER VS PH3 CONC.




HOLE

CONCENTRATION (CM-3)

7.n (300K) Zn (17K) ٤ -160 HOLE CARRIER VS PRESSURE CHAMBER PRESSURE (TORR) 120 - 08 - 0 19 10 18 10 17





## CONCLUSIONS:

- Controllable p-doping in MOVPE is possible with Mn using tricarbonyl manganese.
- 11 For InP the deep acceptor level (Ea 230 mev) limits the usefulness dopant to  $p < 4X10^{-16}$  cm
- and For InGaAs the acceptor level is shown to be Ea = 52 mev; useful for junctions **cm m o** contacts with p < 4X10
- There is no evidence of Mn dopant diffusion from the doped epilayer.

## InP ON GaAs/Si SUBSTRATES FOR MONOLITHIC INTEGRATION OF ADVANCED HIGH-SPEED OPTOELECTRONICS

Stan Vernon

Spire Corporation Bedford, MA

## on GaAs/Si substrates for monolithic integration of advanced high-speed optoelectronics Ind

STAN VERNON



Bedford, Ma.



## **ACKNOWLEDGEMENTS**

TEM - M.M. Al-Jassim (SERI)

PL - N.M. Haegel (UCLA)

X-RAY - A.T. Macrander (BELL LABS)
S.J. Pearton

MOCVD - V.E. Haven (SPIRE)

DEVICE - C.J. Keavney (SPIRE)

FUNDING - ARO and NASA Lewis



## WHY DEPOSIT INP ONTO GAAS OR SI WAFERS ?

### **CASE 1. Passive Substrates:**

GaAs or Si wafers compared to InP are:


- less expensive
- mechanically stronger
- higher quality
- larger areas

#### CASE 2: Active Substrates:

For monolithic integration of InP-based components (Optoelectronic) with GaAs or Si circuitry (Logic)



## DIAGRAM OF POSSIBLE InP-GaAs-Si APPLICATION





## InP-GaAs-Si MATERIAL CONSIDERATIONS

Structure	Lattice Mismatch	Thermal Mismatch	Nucleation
InP/Si	%8	80%	Difficult
GaAs/Si	4%	160%	Moderate
InP/GaAs	4%	-30%	Easy



#### STRUCTURES STUDIED

1. InP on Si

2. InP on GaAs

3. InP on GaAs on Si

4. InP on InP

#### **GROWTH METHOD**

TECHNIQUE: Metalorganic Chemical Vapor Deposition (MOCVD)

REACTOR: SPI-MO CVD 450

- five 2" wafers

- vertical, rotating, barrel geometry



#### **GROWTH PARAMETERS**

#### ב

1 atm. pressure

Tmln + PH<sub>3</sub>

4 µm/hr

2.009 €

#### GaAs on Si

● 1 atm. pressure

TmGa + AsH<sub>3</sub>

4 µm/hr

3-step growth

-1050°C bakeout

- 400°C nucleation

- 675°C deposition






#### **EXPERIMENTAL RESULTS**

- Optical microscopy
- X-ray analysis
- Transmission electron mocroscopy
- Low-temperature photoluminescence
- Electrical measurements
- Device data



### SURFACES OF INP DIRECTLY ON SI




(100) SILICON 1000X








## SURFACES OF TWO-STEP INP ON SI




7 SEC



15 SEC



30 SEC



**200 SEC** 



120 SEC

60 SEC

25 MICRONS

**Spire** v-89-07 SMV 1/3/89

#### **Spire** v-89-07 SMV 1/23/89

## SURFACES OF INP ON SI WITH IN PRELAYER

1000X



1000X

1000X



20 SEC IN LAYER

5 SEC In LAYER

10 SEC in LAYER

25 MICRONS

### SURFACES OF 1 µm InP-GaAs-Si







1000Å GaAs



-4µm GaAs

1µm GaAs




**Spire** V-89-07 SMV 1/23/89

#### **Spire** v-89-07 SMV 1/23/89

## SURFACES OF InP-GaAs-Si AND GaAs-Si



1000X



1000X


3µm GaAs/Si

GaAs INTERMEDIATE LAYER

2µm InP/Si WITH 1µm


25 MICRONS

#### WITH AND WITHOUT A THIN GAAS BUFFER LAYER X-RAY DIFFRACTOMETER SCANS OF InP ON Si




**Spire** V-89-07 SMV 1/23/**8**9

# XRRC DATA FOR Inp ON SI WITH AND WITHOUT GAAS BUFFER






## InP-GaAs-Si X-RAY ROCKING CURVE RESULTS






### PLANVIEW TEM OF InP-GaAs-Si



Inp THICKNESS = 4µm, GaAs THICKNESS = 1µm




## CROSS-SECTION TEM OF INP-GAAS-Si



Inp THICKNESS = 4 µm, GaAs THICKNESS = 1 µm







# HALL EFFECT DATA FOR INP LAYERS ON S.I. SUBSTRATES


### InP layers are 4 um, undoped

GaAs     4E14     12,000     9E14     180       InP     6E14     34,000     9E14     310	Substrate	A'	. <b>Τ 77°K</b> μ(cm²/ν-sec)	AT N(cm³)	<b>ΑΤ 300°K</b> N(cm³) μ(cm²/v-sec)
6E14 34,000 9E14	GaAs	4E14	12,000	9E14	1800
	InP	6E14	34,000	9E14	3100











### 4.4°K PHOTOLUMINESCENCE DATA





## DIAGRAM OF SOLAR CELL DEVICE STRUCTURES






### SOLAR CELL DEVICE RESULTS

Structure	Efficiency (%)	Comments
InP-GaAs-Si	7.2	contact to InP
InP-GaAs	9.4	
InP-InP	6.6	surface pitted
InP-InP	17.9	previous best

DEVICE SIZE: 0.5X0.5cm

TEST CONDITIONS: 1 sun, AMO, 25°C





#### SUMMARY


- InP-GaAs-Si structures may be useful for monolithic integration of optoelectronic and IC functions
- GaAs buffer layers facilitate InP/Si growth and utilize the large GaAs/Si technology base
- Single-crystal InP/GaAs/Si and InP/GaAs structures have been grown by a large-area MOCVD process
- These structures have been characterized and shown to possess fairly good material properties
- Fabrication and testing of preliminary minority-carrier devices show promising results
- Defect-reduction studies have just begun and significant material improvements are expected





DOWNSTREAM PLASMA ACTIVATED ETCHING OF III-V COMPOUND SEMICONDUCTORS


R. Iyer and D. L. Lile


Colorado State University Fort Collins, CO




















NORMALISED PL SIGNAL

#### 21 **EXPOSURE TO AIR AFTER ETCHING** 15.5 watts $\infty$ 5 $\alpha$ H<sub>2</sub> /EDB, 22 watts After Etching at 165°C 6 9 $\mathfrak{C}$ 0

Alinas-Gainas HBTS FOR HIGH SPEED APPLICATIONS

U. K. Mishra\*, A. S. Brown\*\*, and J. F. Jensen

Hughes Research Laboratories Malibu, CA 90265

\*Now at North Carolina State, Raleigh, NC \*\*Now at Army Research Office, Durham, NC

#### AllnAs-GalnAs

## HBTS FOR HIGH SPEED APPLICATIONS

U.K. Mishra\*, A.S. Brown\*, and J.F. Jensen

\* Now at N.C. State University, Raleigle, NC \*\* Now at Army Research Office, Durham, NC



RESEARCH LABORATORIES

## AllnAs-GalnAs HBTs



### **ADVANGTAGES**

- EXCELLENT THRESHOLD CONTROL
- COMPATIBLE WITH OTHER OPTO-ELECTRONIC ELEMENTS
- SKCELLENT DRIVE CAPABILITY

  ⇒ LOW FAN-OUT SENSITIVITY


### DISADVANTAGES

- LOW COLLECTOR BREAKDOWN
- DIFFICULTY IN GROWING AllnAs
- LARGE NUMBER OF PROCESSING STEPS
- VERTICAL DEVICES ⇒ HIGH
   PARASITICS

### COMPARED ADVANTAGES OF AlinAs/GalnAs HBT TO AIGAAS/GAAS HBT

- more suppression of hole injection (Graded Emitter) Larger Bandgap Difference
- Larger Conduction Band Discontinuity Higher Electron Injection Velocity (Abrupt Emitter)
- Smaller Base-Emitter Voltage Lower Power Dissipation
- Shorter Higher Velocity -Larger F-L Separation **Transit Time**
- Higher Mobility Lower Parasitic Resistances

## SALIENT FEATURES OF CHOSEN HBT DESIGN



EMITTER BASE COLLECTOR

# HIGH FREQUENCY LIMITS AND OPERATION

$$\mathbf{f_T} = \frac{1}{2\pi\tau_{eC}}$$

$$\tau_{eC} = \tau_e + \tau_b + \tau_C$$

$$\left(\mathsf{R_EC_E} + \mathsf{R_EC_{BC}}\right) + \frac{\mathsf{W_B^2}}{\mathsf{\eta D_B}} + \frac{\mathsf{x_C}}{2\mathsf{V_{aV}}}$$

$$f_{\text{max}} \approx \frac{1}{4\pi |\mathbf{R}_{\mathbf{B}} \mathbf{C}_{\mathbf{B}_{\mathbf{C}}}|^{1/2}}$$

$$C_E$$
 1,  $C_{BC}$  1,  $R_B$  1,  $V_{aV}$  2,  $W_B$  1,  $R_E$  1  $\left(\frac{kT}{ql_C} - l_C \right)$ 

## **HBT PROCESS OUTLINE**




### PROCESS STEP

- 1. Grow AllnAs-GalnAs HBT device material
- 2. Define emitter ohmic contact metal
- 3. Etch emitter mesa down to base
- 4. Form Si0<sub>2</sub> sidewall
- 5. Define base ohmic contact metal
- 6. Etch base mesa down to sub-collector
- Etch collector mesa and Si0 refill device isolation
- 8. Define collector ohmic metal
- 9. Planarize to emitter surface
- 10. Etch vias
- 11. Define overlay metal

### AlinAs/GalnAs WET ETCH HBT PROCESS

HUGHES

8852-01-01 GalnAs GalnAs SiOx GalnAs GainAs AllnAs AuGeNi **OVERLAY METAL EMITTER STRIPE** Ti-Pt-Au Jnp ‡ <u></u> c |a ċ AuGeNi SiO<sub>x</sub>>





## AlinAs/GainAs HBT DEVICE

HUGHES

COLLECTOR

2312 C MILL

8088 20KU

8088 20KU

**EMITTER** 


BASE

2 µm by 3 µm DOUBLE EMITTER DEVICE


## AllnAs/GalnAs BREAKDOWN CHARACTERISTICS



8852 01 04



BVCB0=17 V




BVCEO=4 V

## HBT DEVICE PERFORMANCE AllnAs/GalnAs



8852 01 0381









 $2 \times 5 \mu m$  EMITTER f<sub>t</sub> = 49 GH z fmax = 62 GHz

AlinAs / GainAs HBT  $f_{\nu}$ ,  $f_{max}$  and  $\beta$  VERSUS COLLECTOR CURRENT 2 x 5  $\mu m$  EMITTER





## COLLECTOR CURRENT 2 x 5 $\mu$ m EMITTER AlinAs/GainAs HBT ft AND fmax VERSUS








## EFFECT OF UNDOPED COLLECTOR














### CONCLUSIONS

- AllnAs-GalnAs HBTs have been fabricated with excellent high frequency performance  $\left( \mathbf{f_T} = 48 \mathbf{GHz} \, \mathbf{f_{max}} = 62 \mathbf{GHz} \right).$
- Limits to performance have been related to epitaxial layer design.
- Improved collector layer design will result in high  $\mathfrak{f}_{\mathsf{T}}$ and f<sub>max</sub>.
- Improved base layer design will result in high fmax.

HIGH PERFORMANCE In, GAAs MODFETS ON InP AND GAAS

Lester F. Eastman

School of Electrical Engineering and National Nanofabrication Facility
Cornell University
Ithaca, NY 14853

### HIGH PERFORMANCE In, GaAs MODFETS ON InP AND GaAs

### Lester F. Eastman School of Electrical Engineering and National Nanofabrication Facility Cornell University, Ithaca, NY 14853

A comparison is made between high frequency performance of  $\ln_x Ga_{1-x} As/GaAs$  and  $\ln_{.53} Ga_{.47} As/InP$  MODFET's. The best  $f_T$  value for the former's is 150 GHz for .14  $\mu m$  gate devices, and for the latter is 170 GHz for .10  $\mu m$  gate devices. Average electron transit velocity, in different MODFET's, and other important parameters will be covered.

This work is supported by the Army Research Office. Hughes Research, General Electric and Boeing Company.

### COMPOUND SEMICONDUCTOR DEVICE FUTURE HIGH FREQUENCY TECHNOLOGIES FOR KEY APPLICATIONS

### Low Noise Receivers:

### **MODFETS**

- 1. Al, In As/Galn As/In P, (or/GaAs-MISFIT)
- 2. AlGaAs/GaInAs/GaAs Strained-pseudomorphic
- 3. AlGaAs/GaAs

### MESFETS:

- 1. GalnAs
- 2. GaAs

### High Power Transmitters

- 1. InP MISFET
- 2. AlGaAs/GaInAs/GaAs HBT
- 3. GaAs PBT
- 4. AlGaAs/GaInAs/GaAs MODFET
- 5. GaAs MESFET

### Logic

- 1. AlGaAs/GalnAs/GaAs HBT
- 2. AlGaAs/GaInAs/GaAs MODFET
- 3. GaAs MESFET

### COMPARISON OF ELECTRON AVERAGE TRANSIT VELOCITY IN FET's

### **DOPED CHANNELS**


GaAs -  $1.0 \times 10^7 \text{cm/s}$ InP  $\sim 1.6 \times 10^7 \text{cm/s}$ 


### **UNDOPED CHANNELS - 2 DEG's**


GaAs substrates and Al $_3$ Ga $_7$ As doped barriers GaAs - 1.2 x 10 $^7$ cm/s In $_{.15}$ Ga $_{.85}$ As - 1.5 x 10 $^7$ cm/s In  $_{25}$ Ga $_{.75}$ As - 1.8 x 10 $^7$ cm/s


InP substrates and Al<sub>.48</sub>In<sub>.52</sub>As doped barriers  $Ga_{.47}In_{.53}As - 2.4 \times 10^{7} cm/s$   $Ga_{.35}In_{.65}As \sim 2.6 \times 10^{7} cm/s$ 


THESE VELOCITIES DETERMINE  $f_{ti} = v_{eff}/(2\pi L_{qeff})$ 




















Current and unilateral gain of a 50  $\mu$ m wide AlGaAs/InGaAs MODFET (V<sub>ds</sub> = 2.0 V, V<sub>gs</sub> = -0.05 V, I<sub>ds</sub> = 14.7 mA)









Cross-sectional View of 0.2µm Gate Length AlInAs/GaInAs/InP MODFET

187



Current Gain and Power Gain Versus Frequency 0.2  $\mu$ m T-Gate AlInAs/GaInAs/InP MODFET AlInAs grown with low Arsenic over-pressure  $f_{1}=110$  GHz,  $f_{1}=220-250$  GHz  $V_{d}=1.5V$ ,  $V_{g}=-1.2V$ ,  $I_{d}=265$ mA/mm  $100\mu$ m gate width,  $R_{s}=0.5\Omega$ -mm



Current Gain Versus Frequency 0.1  $\mu$ m Gate Length AlInAs/GaInAs/InP MODFET AlInAs grown with low Arsenic over-pressure  $f_T$ =140-150 GHz  $V_d$ =1.5V,  $V_g$ =+0.36V,  $I_d$ =205mA/mm  $R_s$ =1.4 $\Omega$ -mm, 100 $\mu$ m gate width

### COMPOUND SEMICONDUCTOR STATE OF THE ART 2Q 1989 ON GaAs SUBSTRATES

### **MESFET**

.1  $\mu$ m M gate with AlGaAs buffer 600-700 mS/mm  $f_{tx}$  = 115 GHz .25  $\mu$ m gate with P GaAs buffer Logic gate switching < 10 ps

### **MODFET**

Doped Al<sub>.3</sub>Ga<sub>.7</sub>As/GaAs
.1 μm M gate, g<sub>m</sub> - 450 mS/mm
f<sub>tx</sub> = 113 GHz
.25 μm M gate 1.8 dB noise figure at 60 GHz
50K noise temperature at 8 GHz (120K)
.25 μm logic gates switching < 6 ps at 77K

### **SMODFET**

Doped Al<sub>.3</sub>Ga7As/In<sub>y</sub>Ga<sub>1-y</sub>As/GaAs .10  $\mu$ m M gate, y - .22, f<sub>max</sub> = 345 GHz, f<sub>tx</sub> = 60 GHz .14  $\mu$ m M gate, y = .25, f<sub>tx</sub> = 153 GHz IDS = 500 mA/mm, f<sub>max</sub> = 250 GHz .25  $\mu$ m M Gate, y = .22, 1W/mm, 50% power-added efficiency .25  $\mu$ m M gate, y = .15 1.6 dB noise figure at 60 GHz 20°K noise temperature at 8 GHz (12°K)

### **HBT**

1.2  $\mu$ m 5 x 10<sup>17</sup>/cm<sup>3</sup> emitter, 1 x 10<sup>20</sup>/cm<sup>3</sup> base  $f_{tx}$  = 75 GHz,  $f_{max}$  = 175 GHz Logic switching time 14 ps  $f_{tx}$  = 105 GHz with ballistic electron collector

### **PBT**

.25  $\mu$ m period tungsten control electrodes in base  $f_{tx} = 40$  GHz,  $f_{max} = 265$  GHz

### COMPOUND SEMICONDUCTOR STATE OF THE ART 2Q 1989 ON InP SUBSTRATES

### **MISFET**

1.0 μm gate with SiO<sub>2</sub> insulator

4.5 W/mm at 12 GHz, up to 45% efficiency

### **MODFET**

Doped Al. 48In. 52As/Ga. 47In. 53As/Al. 48In. 52As/InP

 $.2 \,\mu\text{m} \, \text{M} \, \text{gate} - g_{\text{m}} = 800 \, \text{mS/mm}$ 

 $f_{tx} = 125 \text{ GHz}, f_{max} = 370 \text{ GHz}$ 

.8 dB noise figure at 60 GHz

Logic gate switching 6.0 PS @ 300 K, 4.8 Ps @ 77K

.15 $\mu$ m M gate -  $g_m$  = 1320 mS/mm,  $f_{tx}$  = 186 GHz (50  $\mu$ m)

### **SMODFET**

Doped Al.48In.52As/Ga.35In.65As/Ga.47In.53As/InP

.10  $\mu$ m M gate,  $f_{tx} = 210$  GHz (200  $\mu$ m)

### **HBT**

 $InP/In_{.53}Ga_{.47}As/InP - 3.6 \times 3.6 \mu m$ 

Emitter doped to  $.5-1x10^{18}$ /cm<sup>3</sup>, base to  $5x10^{20}$ /cm<sup>3</sup>

 $f_{tx} = 165 \text{ GHz}, f_{max} - 100 \text{ GHz} @ 300 \text{K}$ 

 $f_{tx} = 244 \text{ GHz at77K}$ 

### COMPOUND SEMICONDUCTOR TRANSISTOR PREDICTED PERFORMANCE

SMODFET - Al, GaAs/In, GaAs/Al, GaAs/GaAs .1 μm M gate and p doped buffer 1000 mS/mm, .8 A/mm  $f_T = 200 \text{ GHz}, f_{max} = 400 \text{ GHz}$ Switching time < 4 PS

MODFET -Al.InAs/GalnAs/AlinAs/InP .1 µm M gate and P doped buffer 1200 mS/mm, > 1A/mm $f_T = 250 \text{ GHz}, f_{max} = 500 \text{ GHz}$ 

HBT -

Al, GaAs/InvGa<sub>1-v</sub>As/GaAs Submicron emitter, fast electron transit,  $1-5 \times 10^5 \,\mathrm{A/cm}^2$  $f_T = 200 \text{ GHz}, f_{max} = 400 \text{ GHz}$ Switching time < 4 Psec. InP/In<sub>.53</sub>Ga<sub>.47</sub>As/InP Submicron emitter, near ballistic electrons  $2-5 \times 10^5 \,\text{A/cm}^2$ , switching time 2PS  $f_T = 400 \text{ GHz}, f_{max} = 500 \text{ GHz}$ 

PBT -GaAs with Tungsten Control Electrodes  $f_T = 100 \text{ GHz}, f_{max} = 400 \text{ GHz}$ High operating voltage for power

GAIN AND NOISE CHARACTERISTICS OF InAlas/InGaAs STRAINED HEMTS

Dimitris Pavlidis, Geok Ing Ng and Matthias Weiss

Center for High Frequency Microelectronics
Solid State Electronics Laboratory

Department of Electrical Engineering and Computer Science
The University of Michigan
Ann Arbor, MI 48109-2122

### InP Based Microwave/Millimeter Wave Technology Workshop

San Diego, Ca

January 25 - 26, 1989

Gain and Noise Characteristics of InAlAs/InGaAs
Strained HEMT's


Dimitris Pavlidis Geok Ing Ng Matthias Weiss

Center for High Frequency Microelectronics
Solid State Electronics Laboratory
Department of Electrical Engineering
and Computer Science
The University of Michigan
Ann Arbor, MI 48109-2122

### **OUTLINE**

- STRAINED LAYER DEVICE PRINCIPLES AND DESIGN
- MOBILITY AND VELOCITY CHARACTERISTICS
- DC. AND LOW FREQUENCY PROPERTIES
- MICHOWAVE PERFORMANCE AND GAIN
- LOW FREQUENCY NOISE
- DOUBLE HETEROJUNCTION DESIGN AND MICROWAVE PERFORMANCE
- CONCLUSIONS

### Cross - Section of InGaAs/InAlAs HEMT



- Ohmic Contacts (Ge/Au/Ni/Ti/Au)
- Schottky Contact (Ti/Au)
- Strained Channel (x=0.60, 0.65)
- \* Strain introduced for x > 0.53 in the channel
- \* Si doping efficiency of AlInAs can be very high

$$(N_d => > 10^{19} \text{ cm}^{-3}) => N_s \parallel$$


but

- \* Gate Leakage ==> i InAlAs
- \* InGaAs Background conductivity control

### Strained (-) vs Lattice Matched (--) InGaAs/InAlAs HEMT's


- \*  $E_1$   $E_0$  increases and  $E_0$  occupation is higher (1.12 X 10<sup>12</sup> to 1.65 X10<sup>12</sup> cm<sup>-2</sup> for X : 0.53 to 0.65)
- \* ==> reduced scattering ==>  $\mu$
- \* \( \Delta \) \( \E\_C \) ||
- \* m\* (strained) |

Larger improvement for Strain-Relief Channel Designs



## Effect of Strained Designs on $\mu ==> T$ and $N_S$ vs. T. Characteristics

- \* μ Å with In-percentage
- \* Best performance for optimum (150Å channel) design
- \* At low T: reduced Alloy Scattering with X |
- \* At high T: combined Alloy + Polar Phonon Scattering




# Experimental Velocity-Field Characteristics of Strained Heterostructures N-Channel: InGaAs/InAlAs with 12% Excess Indium


Improved Transport by:


- \* High InAs mole fraction
- Large E<sub>1</sub> E<sub>0</sub> separation and reduced scattering
- \* Better Confinement

### @ 2.25kV/cm



# $I_{ds} - V_{ds} - G_{m} - V_{gs}$ and $I_{dss} - V_{gs}$ Characteristics of Strained (65% In) InGaAs/InAlAs HEMT ( $d_3 = 150$ Å. Lg = 1 $\mu$ m)






$$I_{dss}$$
 ( $V_{gs} = OV$ ,  $V_{ds} = 3V$ ) = 550 mA/mm

$$G_{mmax}$$
 (  $V_{gs} = -0.975 \text{ V}$ ,  $V_{ds} = 3 \text{ V}$ ) = 830 mS/mm - Intrinsic

= 590 mS/mm - Extrinsic

 $G_{ds} = 39mS/mm$  (Compare to 33mS/mm with 53% In)

## Transconductance Histograms for 60% and 65% Indium InGaAs/InAlAs HEMT's




gmextrinsic (mS/mm) gmintrinsic (mS/mm)

X = 0.60 400 500 X = 0.65 520 700  $V_{th} (0.2\sigma) \quad -1.13 \pm 0.048 \quad -1.11 \pm 0.046$  overall  $g_m$  improvement with X  $\parallel$ 


### Bias Dependence of Microwave Output Resistance

- \*  $R_{ds} \parallel$  for  $x \parallel$  ==>  $\mu$ wave tendency is similar to DC
- \*  $R_{ds}$  | for x = 0.65 and large  $V_{ds}$ , |Vgs| => carrier &




### Power Gain, Cutoff and Maximum Oscillation Frequency

### 1 μm X 150 μm InGaAs/InAlAs HEMT's




60%



υ**5**%

	ft	Power G (10GHz)	Power G (18GHz)	f <sub>max</sub>
X = 0.60	40GHz	13dB (MSG)	10.6dB (MSG)	60GHz
X = 0.65	45GHz	12.3dB (MSG)	7. 5dB (MAG)	46GHz

### Low- Frequency Output Resistance Characteristics




R<sub>ds</sub> at low frequencies (interface states responding to AC-signal)

- \* Minimum  $R_{ds}$  dispersion for x = 0.60
  - ==> Better interface quality for small In-content


### **Low-Frequency Noise Characteristics**


- \* Voltage Noise Source Spectrum Density ( $S_V$ ) at device input
- \* Bias conditions for minimum noise correspond approximately to g<sub>max</sub> condition
- \* 1/f n : n = 1 signifies 1/f noise n = 1.5 signifies transmission-line thermal noise n = 2 signifies g-r noise



- \* Small In-composition increases do not influence appreciably the noise level
- \* High Corner Frequencies increasing with In compensation
- \* Consequences on analog circuits and oscillators

## Improving Microwave Characteristics With Double Heterojunction Designs





**Device Cross-Section** 

- \* Thinner bottom layer ==> no parasitic conduction
- \* Design Basics

	%center in QW	E <sub>Q</sub> Occupancy	% carriers in top (Donor + Spacer)	<u>Socarrier in</u> bottom or L.M. laver
Single heterojunction	78. 3	85.7	11.5	10.3
Double heterojunction	85.7	74	6	7.3


- ==> Strained QW occupation larger in DH-HEMT design
- ==> Better carrier confinement
- \* No double-humped Eo wavefunction for 150Å design

# Mobility (μ). Sheet-Carrier (n<sub>S</sub>) Data (150Å Channel, 65% In)

Growth Interruption Time (sec)		$\mu$ (cm <sup>2</sup> /V <sub>s</sub> )	$n_s (x 10^{12} cm^{-2})$
30	T = 300 K	10,700	2.32
	T = 77 K	29,500	2.27
120	T = 300 K	4,650	2.41
120	T = 77 K	27,550	2.28


- \* Inverted heterointerface limits overall mobility
- \* Best characteristics by growth interruption optimization

# DC - Characteristics of 65% -In DH - HEMT (Lg = 1µm)




- \*  $G_{ds} = 13mS/mm$
- \* Reduction of G<sub>ds</sub> by a factor of 3 compared to singleheterojunction lattice-matched or strained designs
- \*  $l_{dss} = 540 \text{ mA/mm}$  @  $V_{gs} = 0V$ ,  $V_{ds} = 3V$   $l_{dss} = 600 \text{ mA/mm}$  @  $V_{gs} = 0.5V$ ,  $V_{ds} = 3V$

### Transfer Characteristics of 65% -In DH-HEMT (Lg - 1µm)



- \*  $g_{mextr}$  (Max) = 296 mS/mm @  $V_{ds}$  = 2.5V,  $V_{gs}$  = -1.4V
- \*  $g_{mint}$  (Max) = 532mS/mm
- ie. lower than for single HEMTs: smaller E<sub>O</sub> occupation
  - larger wavefunction spread
  - \* I<sub>dss</sub> @g<sub>mextr</sub> (max) = 140mA/mm
    I<sub>dss</sub> is larger than for single HEMT's of equivalent doping
    (~ 100 mA/mm)
  - \* Small g<sub>m</sub> V<sub>g</sub> dependence ==> better intermodulation distortion
  - $* g_m/g_d = 22$

# Power Gain. Cutoff and Maximum Oscillation Frequency 1μm x 75μm InAlAs/InGaAs HEMT



- \*  $f_T \approx 37 \text{ GHz}$
- \* f<sub>max</sub> ≈ 66 GHz
- \* Unconditional Stability (k > 1) @ f > 13 GHz
- \* 9.6 dB MAG @ 20 GHz

### **Conclusions**

- The DC, Low-Frequency and Microwave Characteristics of Strained N-Channel HEMT's have been investigated.
- The mobility, velocity and transconductance, as well as, cutoff frequency improve with In-composition.
- The output conductance decreases with In composition.
- The low-frequency noise characteristics degrade with very high In- content.
- The Maximum-Oscillation frequency and Power gain of strained-HEMT's improve with double-heterojunction design.

### NON-STATIONARY TRANSPCRT PHENOMENA IN INDIUM PHOSPHIDE-BASED HETEROJUNCTION BIPOLAR TRANSISTORS

Jean-Luc Pelouard\* and Michael A. Littlejohn

Department of Electrical and Computer Engineering North Carolina State University Raleigh, NC 27695-7911

### \*Permanent Address:

Laboratoire de Microstructures et de Microélectronique Centre National de la Recherche Scientifique 196, Ave H. Ravéra - 92220 Bagneux - France

This work has been supported by CNRS and the Office of Naval Research.

### Non-Stationary Transport Phenomena in Indium Phosphide-based Heterojunction Bipolar Transistors\*

Jean-Luc Pelouard\*\* and Michael A. Littlejohn

Department of Electrical and Computer Engineering North Carolina State University Raleigh, NC 27695-7911

- \* This work has been supported by CNRS and the Office of Naval Research.
- \*\* Permanent address:
  Laboratoire de Microstructures et de Microélectronique
  Centre National de la Recherche Scientifique
  196, Ave H. Ravéra 92220 Bagneux France

### Basic equations

### Static behavior:

current gain in common base configuration

$$a = \gamma B M$$

$$M \approx 1$$

$$B = 1 - \frac{t_b}{\tau_n}$$
 Transport ratio 
$$\gamma = \frac{J_n}{J_n + J_p} \approx 1 - \frac{J_p}{J_n}$$
 Injection ratio

$$\gamma = \frac{J_n}{J_n + J_p} \approx 1 - \frac{J_p}{J_n}$$
 Injection ratio

### **Dynamical behavior:**

Cutoff frequency

$$f_t = \frac{1}{2 \pi t_t}$$
 with  $t_t = \tau_{BE} + t_B + t_C + \tau_{BC}$ 


Maximum oscillation frequency

$$f_{\text{max}} = \sqrt{\frac{f_t}{2 \pi R_B C_C}}$$

with R<sub>B</sub>: base resistance

C<sub>C</sub>: base-collector capacitance


### Selective Injection through Heterojunction



Base doping level (cm-3)


Current gain limitations


### Ballistic and quasi-ballistic transport




$$J_{QB}(x) = J_{QB}(0) \exp\left(\frac{-x}{\Lambda}\right)$$
 with  $\Lambda = \frac{v_{QB}}{\lambda_{total} - \lambda_{non-iso}}$ 

$$B = 1 - \frac{W_B^2}{2L_n^2} f$$







### Conclusions

- \* There exists an optimum value of the conduction band discontinuity in the emitter-base hetero-junction leading to a maximum value of the current gain.
- \* This effect can be used to improve
  - . the static behavior
    - . the dynamical behavior at a given current gain
- \* This effect is easier to use in the InP-based system than in the GaAs-based system:
  - . optimum value close to the value of the abrupt junction
  - . larger effect (x5 instead of x2)
  - . smaller recombination velocity at the interface (MOMBE)

### ANALYTICAL AND COMPUTER-AIDED MODELS OF InP-BASED MISFETS\* AND HETEROJUNCTION DEVICES\*\*

A. J. Shey $^{ullet}$ , W. H. Ku $^{ullet}$  and L. Messick $^{ullet}$ 

◆Department of Electrical and Computer Engineering University of California San Diego, CA

> ♦♦Naval Ocean Systems Center San Diego, CA

\*Research supported by the Naval Ocean Systems Center under Contract No. N66001-85-C-0422.

\*\*Research supported by AFOSR under Grant No. AFOSR-86-0339 monitored by Dr. Gerald Witt.

# Analytical and Computer-Aided Models of


InP-Based MISFETs and Heterojunction Devices

A. J. Shey, W. H. Ku, and L. Messick

- Dept. of Electrical and Computer Engineering, University of California, San Diego
- Naval Ocean Systems Center, San Diego
- Research supported by NOSC under Contract No. N66001-85-C-0422.
- Research supported by AFOSR under Grant No. AFOSR-86-0339, monitored by Dr. Gerald Witt. 经存

- Introduction
- 1-D MISFET Model
- 2-D HEMT Model
- Summary

# Typical Distribution of Interface State Density within Energy Band Gap Measured by C - V or Optical Methods




From P. D. Gardner et al. IEEE Electron. Dev. Lett.,

From H. H. Wieder, Surface Science 133 (1983) 390.

EDL-8 (1987) 45.

# Typical Distribution of Interface State Density within Energy Band Gap Measured by C - V or Optical Methods



Measured  $N_n$  distribution of the 1-S interfaces, using C-17 and PCTS methods. Note that no peaks in the  $N_n$  distribution are observed. While minimum  $N_n$  and U-shape curvature depends on processing conditions, the location of  $N_n$  minimum remains constant for each semiconduc-

From II. Hasegawa et al. J. Vac. Sci. Technol., B, Vol. 4, (1986) 1130.

п С Channel Eg Gate Bias Applied A - - - Y Space Charge Energy band diagram of an n-type InP MIS structure Ec Vg Equilibrium Condition Eg √S 0 П NSS

# Charge control model

By Gauss law

Electrical field at the interface of insulator and semiconductor 
$$E - E_0 = -\frac{1}{\epsilon_d} \left( (Q_S - Q_{\infty}) + (Q_{\infty} - Q_{\infty}) \right)$$

O<sub>s</sub> : space charge

 $Q_{\infty}$  : interface state charge

subscript o : equilibrium state value

$$V_g - V(x) = -\frac{t}{\epsilon_d} \left( (Q_S - Q_{\infty}) + (Q_{\infty} - Q_{\infty}) \right) + (\psi_{\infty} - Q_{\infty}) \right)$$

: insulator thickness

ε<sub>d</sub> : insulator permittivity

V(x) : channel potential

: surface potential

# Distribution of interface states within energy band gap

Existing model (uniform interface states distribution model):

$$N_{SS} = N_O$$
: constant  $\Delta Q_{SS} = qN_O (4_S - 4_{SO})$ 

Hasegawa's DIGS model:

$$N_{SS} = \begin{cases} N_o \exp \left( \left( \frac{E}{E_{oa}} - \frac{E_o}{e_o} \right)^n a \right) & E \ge E_o \\ N_o \exp \left( \left( \frac{E_o - E}{E_{ob}} \right)^n b \right) & E \le E_o \end{cases}$$

$$3Q_{SS} = -q \left( \int N_{SS} f(E) dE \Big|_{\frac{1}{\sqrt{SS}}} - \int N_{SS} f(E) dE \Big|_{\frac{1}{\sqrt{SS}}} \right)$$

f(E): the occupation function

Variable interface states distribution model:

Simplified Hasegawa's model with  $n_a = n_b = 1.0$ 


- \* R. Pucel et al., Advances in Electronics and electron Devices, 38 (1975) 195.
- D. Lile, Solid-State Electron., 21 (1978) 1199.
- P. Hill, IEEE Trans. Electron DevicesED-32 (1985) 2249.

The empirical velocity versus electrical field model

\* W. Curtice, IEEE Trans. Electron Devices, ED-29 (1982) 1942.

The empirical velocity versus electrical field model


\* W. Curtice, IEEE Trans. Electron Devices, ED-29 (1982) 1942.



Electric Drift Velocity vs. Electric Field (300 K)


From II. Morkoc et al. Solid State Technology, 31 (1988), 83.

Modeled Drain I - V Characteristics by Variable Interface State Distribution Model



Measured data from L. Messick et al., IEDM (1986) 767.

Modeled Drain I - V Characteristics by Uniform Interface State Distribution Model



Measured data from L. Messick et al., IEDM (1986) 767.

## Device parameters used in MISFET models for the best fit to the measured data

	variable density model	uniform density model	unit
L	1.4	1.4	μm
Z	1000	1000	μm
А	0.2	0.2	μm
t	1000	1000	Å
μ	2000	2000	cm <sup>2</sup> / Vs
Ec	2.0 x 10 <sup>4</sup>	2.0 x 10 <sup>4</sup>	V / cm
Es	1.15 x 10 <sup>4</sup>	1.15 x 10 <sup>4</sup>	V / cm
v sat	2.38 x 10 <sup>7</sup>	2.38 x 10 <sup>7</sup>	c:m / s
€a	3.9	3.9	€0 *
€s	12.4	12.4	€0
N <sub>D</sub>	1.4 x 10 17	1.4 x 10 <sup>17</sup>	cm <sup>-3</sup>
Eg	1.34	1.34	٧
Ψ̈́ςο	0.42	0.98	V :
No	1.2 x 10 <sup>11</sup>	0	cm <sup>-2</sup> eV <sup>-1</sup>
E <sub>oa</sub>	0.11		V
Εo	Ec - 0.34		V
Rs	0.6	0.6	Ω
Rd	0.6	0.6	Ω


# Two-dimensional Simulation of III-V Compound Semiconductor Devices


# Objectives:


- Use two-dimensional simulation to assist in the analysis and modeling of short-channel effects.
- Include momentum balance and energy balance equations to take hot carrier effects into account.

# Features:


- New finite-element discretization method
  - Fermi-Dirac statistics
- Velocity overshoot effect
- W. Ku et al. IEEE Trans. CAD, to appear in May 1989











'n




















# Summary

- accurate description of output performance of MISFETs The inclusion of interface states distribution profile into drain I - V characteristics model leading to a more
- Successful implementation of a two-dimensional model for HEMT devices based on a new finite-element discretization method
- Plan to apply the two-dimensional numerical model to the modeling of submicron gate length MISFETs and HEMTS

## A STUDY OF ENHANCED BARRIER SCHOTTKY GATES FOR N-InP MESFETS

A. A. Iliadis, W. Lee and A. O. Aina\*

University of Maryland College Park, MD

\*Allied-Signal Aerospace Company Columbia, MD




Fig. 1




Fig. 2




Fig.3



£17.4

## FIGURE CAPTIONS

- Figure 1. Family of forward I-V characteristics of diodes passivated for various times.
- Figure 2. Barrier height  $\Phi_b$  versus the passivation time. A gradual increase of  $\Phi_b$  with passivation time is evident in this figure.
- Figure 3. Auger depth profile of the InP surface after passivation. The inset of the figure shows the Auger peaks of oxidized phosphorus at 95 eV and 112 eV and elemental phosphorus at 120 eV. A phosphorus oxide is dominant in this profile.
  - Figure 1 Drain current-voltage  $(I_{ds} V_{ds})$  characteristics of a transistor with a peak transconductance of 60 mS/mm.

## RESEARCH ON INP DEVICES AT LINCOLN LABORATORY

A. R. Calawa, C. L. Chen, J. D. Woodhouse, S. C. Palmateer, S. H. Groves. G. W. Iseler, W. E. Courtney, and J. P. Donnelly

Lincoln Laboratory
Massachusetts Institure of Technology
Lexington, MA 02173-0073

## RESEARCH ON InP DEVICES AT LINCOLN LABORATORY\*

A.R. Calawa, C.L.Chen, J.D. Woodhouse, S.C. Palmateer, S.H. Groves, G.W. Iseler,
W.E. Courtney and J.P. Donnelly
Lincoln Laboratory, Massachusetts Institute of Technology
Lexington, Massachusetts 02173-0073

## Introduction

For over two decades GaAs was considered the electronic material of the future. Even today some researchers feel it will always be the material of the future, although significant commercial markets have been found for LED's and to a lesser extent for diode lasers and integrated circuits. The use of InP as an electronic material has faced even more severe rejection in spite of the clear advantages offered by its electronic properties. Recently, however, interest in InP has been increased by the demonstration of high-performance InP MISFETs and InGaAs HEMTs and HBTs fabricated on InP substrates.

Lincoln Laboratory has been working on InP and InP-based devices for over 20 years, nearly as long as on GaAs-based devices. For example, Lincoln played a pioneering role in the development of GaInAs/InP diode lasers used in optical fiber communications. The Laboratory has equipment for vertical-gradient-freeze and liquid-encapsulated-Czochralski crystal growth capable of producing semi-insulating Fe-doped InP crystals with a resistivity greater than  $10^7 \,\Omega$ cm. Organometallic vapor phase epitaxy (OMVPE) has been used to grow InP epilayers, on InP substrates, with a carrier concentration of 9 x  $10^{1.4} \,$  cm<sup>-3</sup> and mobility of 68,000 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> at 77K. Recently, InP with a carrier concentration of 1 x  $10^{1.5} \,$  cm<sup>-3</sup> and mobility of 25,000 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> at 77K has been grown by OMVPE on GaAs substrates. We believe that the interim acceptance of InP devices may depend on the ability to integrate InP and GaAs.

Our interest in InP transistors has been spurred by the great success achieved by Thompson-CSF and NOSC in using the InP MISFET as a microwave power amplifier. We believe that this device is a significant competitor to the GaAs permeable base power transistor being developed at Lincoln Laboratory. As a result, over the past two years a small effort has been devoted to the development of InP FET's. The high-frequency performance of fally implanted p-column FET's and of p\*-AlInAs/InP junction FET's made by

selective molecular beam epitaxy has been reported previously. Recently we have begun to investigate SiO2-insulator MISFETs. Devices with gate length and gate width of 1.5 µm and 500 µm, respectively, have delivered 860 mW of output power at 5 GHz with a power-added efficiency of 32.5%. Their f<sub>max</sub> is typically 18 GHz. We find these results particularly encouraging because these devices do not incorporate a number of features that can be expected to improve their stability and performance. We will discuss some of these features, including improvements in device geometry and SiO2/InP interface quality, from a different perspective than previously employed. The outline of this talk is given on Slide 1. Although I have divided the talk into three parts, I intend to spend only two to three minutes on the first two parts and the remainder of the time on very recent work on the development of the InP MISFET.

## History

InP research at Lincoln Laboratory, actually started in the late 1950's, the time when it was fashionable to work on determining the band structures of various semiconductor materials. It wasn't until the early to mid 1960's that the first InP device, the homojunction laser, was developed. Interest in InP was spurred with the development of the Gunn diode which was more efficient than that in GaAs and with the development of the InGaAsP quaternary heterojunction laser.

Slide 2 outlines the Laboratory's areas of interest and the participant researchers throughout the 1970's and 80's. The interesting fact to be observed here is that, of all the devices developed, only the quaternary laser has attracted commercial interest which resulted in the start-up of Lasertron, a company which manufactures these lasers.

All of the InP microwave transistor research at Lincoln Laboratory was performed within the past two years and is outlined on Slide 3. J. D. Woodhouse and J. P. Donnelly devoted only a small fraction of their time on this work and published the two JFET papers listed here. Although these devices are state-of-the-art, they offer no competition to GaAs devices. The InP MISFET is, however, quite a different matter. With three times the power handling capability of GaAs microwave devices operating at the same frequency and nearly twice the efficiency, the InP MISFET cannot be ignored. The remainder of this talk will be devoted to our efforts to fabricate this device in the past few months.

## Current Research

Slide 4 is a photograph of one of the first InP power MISFETs that we The photolithography mask set used to fabricated this have constructed. device was designed for the fabrication of a 2 GHz GaAs power MESFET, and is not considered an optimum structure for the InP MISFET. The objective in building this device was to determine how difficult it would be to achieve near state-of-the-art power performance, and to investigate the reported problem areas of the device by analyzing its DC and RF output characteristics. active channel of the device consists of an OMVPE grown n-type InP epilayer with a carrier concentration of 2 x  $10^{17}$  cm<sup>-3</sup>. An n<sup>+</sup> cap was also grown to improve the source and drain contact resistances. After applying the source and drain contacts, the gate region was chemically recessed to obtain the A 20Å Si layer was deposited over the gate region desired drain current. followed by a standard pyrolytic oxide grown at about 400°C. The reason for the Si layer will be made clear in my discussion on insulators. The gate length and width of the device are 1.1 µm and 500 µm respectively. This device had an output power of 850 mW at 5 GHz with an associated gain of 4 dB. The output power of nearly 2 W/mm of gate width was obtained with a power added efficiency of 32%. These characteristics are plotted as a function of drain voltage on Slide 5. While this output is about a factor of two less than the best reported value for InP MISFETs, it is considerably better than that achieved with any GaAs devices. Both of the InP MISFET problems of drain current drift and catastrophic burnout were observed in this device. These are outlined in Slide 6. The drift in drain current over time when the drain bias is constant has been attributed to traps in the gate insulator. By properly depositing the insulator at low temperature, the drain current drift can be reduced to a few percent over many hours of operation.

The catastrophic burnout occurs when the RF power input to the transistor is turned off before the drain voltage is turned off. If the drain voltage is turned off prior to turning off the the RF input, the device is not harmed. We believe some information may be gained regarding burnout by observing the frequency dependence of three-terminal transistor characteristics. These are shown on the Slide 7

The current-voltage characteristics were taken point by point at 400 Hz and 20 kHz. A 12.5  $\Omega$  drain-load resistor was used. Two factors are immediately

obvious. The transconductance is higher and the device is capable of withstanding a considerably higher drain-source voltage  $(V_{ds})$  at the higher frequency. Note that the drain-source breakdown occurs at a much lower voltage for the low frequency drive, particularly near pinch-off. Clearly, the frequency dependence indicates that slow traps are responsible for the observed effect. The data also suggest that the traps may be in the buffer layer and not in the oxide as one would suspect. This is consistent with previous observations that decreasing drain current drift which is known to be related to states at the gate insulator-semiconductor interface, does not cure or even lessen the burnout problem.

Our approach to minimizing surface states or traps at the gate insulator-InP interface is illustrated in the next few slides. We believe that during the deposition of any insulator on InP several distinct layers are likely to form in the InP. Schematic representations of these interface layers are shown in Slide 8. Evidence for the existence of these layers has been provided by high resolution transmission electron microscopy. The reason multilayers form is well known. Virtually any heating of the InP will cause the loss of P and any exposure to air (even at room temperature) will cause the surface material to The figure on the left illustrates what will likely happen if SiO2 is deposited onto InP. The degree to which this will happen depends on the deposition temperature. The energy band diagram below the figure illustrates the trapping states which could occur in such a layered configuration. Obviously this diagram is idealized in that there will surely be an intermixing of the layers. Also, the conduction band discontinuities between these layers are not known. Still the model bears some merit. In losing phosphorus the surface of the InP will be In rich and oxides of In will form. The InP below that layer should be stoichiometric and the oxide is likely to become InPO<sub>4</sub>. The most common In oxide, In2O3, is known to be conducting and InPO4 is insulating which is consistent with diagram shown. In the middle figure, SiO2 has been deposited on sulfurized InP. The In2S3 and InPS4 which are believed to be formed, are semiconductors with band gaps of 2 eV and 3.4 eV The resulting conceptual band diagram is shown below the Again the possibility of trapping at this interface is evident. figure on the right assumes that the InP is sulfurized in the presence of a high phosphorus overpressure. This would be analogous to the oxidation of Si where a clean interface could be maintained. That, however, is as far as the analogy would go. The dielectric breakdown strength of InPS4 is considerably less than that of  $SiO_2$ , therefore the layer thickness required is much greater. This would lower the gain of the MISFET. The higher dielectric constant of InPS<sub>4</sub> (e<sub>r</sub> = 9.4) would result in a higher gate capacitance and lower operating frequency.

Slide 9 represents an alternative approach for depositing a stable SiO2 layer while reducing the semiconductor oxides. The depletion-mode GaAs MISFET was recently revived when a thin Si layer was placed between the GaAs and SiO<sub>2</sub> insulator. Apparently this layer decreased the GaAs surface state density to the point where the Fermi level at the GaAs-SiO2 interface became unpinned. The role of the Si remains unexplained. We suggest that the Si may act as a getter for oxygen and that some of the surface states may be due to oxides of Ga or As. We also suggest that the same process may work for InP if proper procedures are employed. In the proceedure we have employed, Si is deposited by molecular beam epitaxy (MBE) onto an InP surface which has been exposed to air. The wafer is then annealed at sufficiently high temperature to reduce the InP oxides. From our experience with MBE growth on InP surfaces this temperature is known to be in the range of 500-550°C. Free In should either react with the phosphorus (if a phosphorus overpressure is used in the annealing) or vaporize from the SiO2 surface. The annealed layer is depicted in the diagram on the right. In this case a very small amount of InPO4 remains. Whether this would be more desirable than having an excess of Si at the interface is not clear, but either structure could be achieved by adjusting the amount of Si deposited. We believe the resulting structure would be stable at all subsequent processing temperatures. Auger profiles of our first attempt at producing such a structure are shown on Slide 10.

About 40Å of Si was evaporated in an MBE system with a base pressure of 5 x 10<sup>-10</sup> Torr onto an OMVPE grown InP epilayer which had been exposed to air at room temperature for about two hours after removal from the OMVPE reactor. The wafer was removed from the MBE system after the Si deposition and exposed to air for about one hour before loading into an OMVPE system for annealing. The wafer was then annealed at 600°C for 30 minutes with the same phosphine flow used in that reactor to grow high quality InP. H<sub>2</sub> was the carrier gas used in the OMVPE reactor which may be undesireable because of its tendency to reduce SiO<sub>2</sub>. The wafers were exposed to air at room temperature for three days prior to taking the Auger profiles. These data were obtained from the constituent element profiles by assuming that the only material remaining at the end of the sputtering was stoichiometric InP, and by

normalizing the Auger traces to these values. Since these are the first profiles obtained, we hesitate to draw too many conclusions. Still, the profiles are in agreement with our expectations. In the upper traces it appears that the excess In magnitude and the depth of the region of excess In are reduced after annealing. In the lower traces it appears that the oxygen is accumulating at the surface. This is also predicted by the model assuming the oxygen is gettered by the Si. Ti-Au dots were evaporated onto the annealed and unannealed layers in an attempt to obtain C-V profiles. In each case the surface layers were too thin to sustain the required voltages. However, the resistance of the annealed layer was about 5 times greater than that of the unannealed layer.

In conclusion, we feel that the success of the InP MISFET will play a very significant role in the acceptance of InP IC's. Devices like the InP MISFET which are not merely marginally better than GaAs devices intended for the same use, but 2-3 times better, will accelerate the acceptance of the material. We have shown that a thin layer of Si between the InP channel layer and an SiO<sub>2</sub> gate oxide is beneficial in reducing drain current drift and have presented a model for the interface reaction. We believe that the optimization of this structure will significantly reduce the InP MISFET problems.

<sup>\*</sup>This work was supported by the Department of the Air Force. The views expressed are those of the authors and do not reflect the official policy or position of the U.S. government.

## **OUTLINE**

## InP DEVICE RESEARCH AT LINCOLN LABORATORY

- PAST AND PRESENT OPTOELECTRONIC DEVICE INTEREST
- InP MICROWAVE TRANSISTOR TECHNOLOGY
- CURRENT InP MISFET RESEARCH

( WILL InP IC's EVER MAKE IT?)

## InP OPTOELECTRONIC DEVICE INTEREST

1970 - 1989

## **CRYSTAL GROWTH**

G.W. ISELER

S.H. GROVES

LPE, MOCVD

J.J. HSIEH\*

LPE

Z.L. LIAU

LPE

S.C. PALMATEER

A.R. CALAWA

LEC substrates

LPE, MOCVD

MOCVD

MBE

## **DIODE LASERS AND ARRAYS**

J. ROSSI\*

J.J. HSIEH\* (Lasertron)

J.N. WALPOLE

Z.L. LIAU

D.Z. TSANG

V. DIADIUK

## OPTOELECTRONIC SWITCHES

A.G. FOYT\* C.H.COX
F.J. LEONBURGER\* R.C. WILLIAMSON
V. DIADIUK

## **DETECTORS**

C.E. HURWITZ\* V. DIADIUK
R.H. KINGSTON\* J.P. DONNELLY

## **SOLAR CELLS**

G.W. TURNER

<sup>\*</sup> No longer at Lincoln Laboratory

## InP MICROWAVE TRANSISTOR TECHNOLOGY

1986 -1988

## **MICROWAVE TRANSISTORS**

J.D. WOODHOUSE J.P. DONNELLY

"Fully Implanted p-column InP Field-Effect Transistor", J.D. Woodhouse and J.P. Donnelly, IEEE Electron Device Letters EDL-7, 387 (1986)

"p+ -AlInAs/InP Junction FET's by Selective Molecular Beam Epitaxy" J.D. Woodhouse, J.P. Donnelly, M.J. Manfra, and R.J. Bailey, IEEE Electron Device Letters 9, 601 (1988)

## **RESONANT TUNNELLING OSCILLATORS**

E.R. BROWN T.L.C.G. SOLLNER A.R. CALAWA C.L. CHEN

## InP MICROWAVE TRANSISTOR TECHNOLOGY

1986 -1988

## **MICROWAVE TRANSISTORS**


J.D. WOODHOUSE J.P. DONNELLY

"Fully Implanted p-column InP Field-Effect Transistor", J.D. Woodhouse and J.P. Donnelly, IEEE Electron Device Letters EDL-7, 387 (1986)

"p+ -AllnAs/InP Junction FET's by Selective Molecular Beam Epitaxy" J.D. Woodhouse, J.P. Donnelly, M.J. Manfra, and R.J. Bailey, IEEE Electron Device Letters 9, 601 (1988)

## **RESONANT TUNNELLING OSCILLATORS**

E.R. BROWN T.L.C.G. SOLLNER A.R. CALAWA C.L. CHEN



## TWO MAJOR PROBLEMS WITH INP MISFETS


## DRAIN CURRENT DRIFT


- 1) DEFINITELY INSULATOR RELATED
- 2) LESS THAN 4% IN 2 HRS FOR OUR DEVICE (20 KHz, 4 V PEAK-TO PEAK GATE DRIVE)

## CATASTROPHIC BURNOUT


- 1) OCCURS IF Vg (RF) IS TURNED OFF BEFORE Vds
- 2) MAY NOT BE RELATED TO DRAIN CURRENT DRIFT
- 3) POSSIBLE CAUSES:
  - a) Slow moving positive charge at oxide-InP interface
  - b) Slow responding traps in Fe-InP buffer

# FREQUENCY DEPENDENCE OF CURRENT-VOLTAGE CHARACTERISTICS






## **PUTTING INSULATORS ON InP**




For evidence of multilayer structures formed at SiO2 / InP interfaces see: "High-Resolution Microanalysis of Semiconductor Interfaces", O.L. Krivanek and Z. Liliental, Ultramicroscopy 18, 355 (1985)

"Native oxide formation and electrical instabilities at the InP interface" J.F. Wager, K.M. Geib, C.W. Wilsem and L.L. Kazmerski, J. Vac. Sci. Technol. B1 778 (1983)

## OXYGEN GETTERING AT $InP - SiO_2$ INTERFACES





Slide 10

## HIGHLY STABLE InP/InGaAs HETEROSTRUCTURE INSULATED-GATE FETS

Eric A. Martin\*, <u>Leve A. Aina</u>, Agis A. Iliadis<sup>†</sup>, Mike R. Mattingly, and Erica Hempfling

Allied Signal Aerospace Company Aerospace Technology Center 9140 Old Annapolis Road Columbia, MD 21045

♦University of Maryland Electrical Engineering Department College Park, MD 20742

\*also with the University of Maryland, Electrical Engineering Department College Park, MD 20742

## Highly Stable InP/InGaAs Heterostructure Insulated-Gate FETs

Eric A. Martin, Leye A. Aina, Agis A. Iliadis, Mike R. Mattingly, Erica Hempfling

Allied-Signal Aerospace Company, Aerospace Technology Center, 9140 Old Annapolis Road, Columbia, MD 21045

'also with the University of Maryland, Electrical Engineering Department, College Park, MD 20742


<sup>†</sup>University of Maryland, Electrical Engineering Department, College Park, MD 20742

## Outline

- Motivation/Justification for InP/InGaAs HIGFETs
- Gate Insulator Technologies: SiO<sub>2</sub> and InAlAs
- DC Characterization high transconductance
- Reduced Drain-Current Drift
- Microwave Characterization
- Summary and Future Work

## MOTIVATIONS FOR HIGFET RESEARCH

- Favorable Electrical Properties of InP/InGaAs: high  $\mu$ ,  $v_{sat}$ , large  $\Gamma$ -L separation
- Resulting Expectations of High Performance FETs: high  $g_m$  and  $f_{max}$ , large  $BV_{GD}$ , low access resistance
- Opto-electronic compatiblity with InP/InGaAsbased photodetectors and sources




### InAlAs-Based HIGFET Cross-Section


- All layers <u>undoped</u>, lattice-matched; InP/InGaAs heterojunction channel
- In-situ-grown In<sub>0.52</sub>Al<sub>0.48</sub>As gate insulator (15 nm)
- ullet 3 $\mu$ m source-drain spacing, 1 $\mu$ m gate length

### InAlAs-Based HIGFETs: Progress

- High Transconductance: 566 mS/mm (300K; unstable at 77K)
- No Drain-Current Drift
- High Output Condutance g<sub>o</sub> = 50 mS/mm
- Voltage Gain  $g_m/g_o = 10$
- Threshold Voltage  $(V_t = -2.5V [300K])$
- Breakdown Voltage as large as 8-10V. 1-2V for high gain devices

#263: InAlAs-based HIGFET





SI InP

### SiO<sub>2</sub>-Based HIGFET Cross-Section

- <u>Undoped</u>, lattice-matched InP/InGaAs heterojunction channel
- PECVD-deposited SiO<sub>2</sub> gate insulator (30-60 nm)
- Implanted Si<sup>29</sup> source/drain


### SiO<sub>2</sub>-Based HIGFET Summary

- Good DC Gain  $g_m/g_o = 260/18 = 14$
- $\bullet$  Very Large  $\mathrm{BV}_{\mathit{GD}} > 20\mathrm{V}$
- $I_{DS}$  at peak transconductance = 0.6A/mm
- Normally on due to trapped charge; depletion or enhancement mode
- Best  $\mathbf{BV}_{DS} = 10V 12V$

1E5  $LN_2$ 1E4 #433: SiO<sub>2</sub>-based HIGFET Bias Point 1E3 TIME (sec.) 100 .2500/div (V) 10 VDS 45.00 0.5 6.0 1.0 0.8 0.7 0.4 0.3 0.2 0.1 ID normalized


### $SiO_2$ -Based HIGFET $I_d$ drift at 5GHz

- DC bias  $V_D=2.5V$ ,  $V_G=0V$
- ullet 5GHz  $V_g$  superposed, 6dB gain
- DC bias at peak transconductance
- Drift  $< \pm 4\%$  over 15 Hours



# HIGFET Microwave Performance

7-SEP-88 08:42:11



### Summary and Future Work

- SiO<sub>2</sub>-Based HIGFET More Promising than InAlAs-Based
- SiO<sub>2</sub>-Based HIGFETs Promising Microwave Power Devices
- Need to Process Short Gate-Length Devices for Extended Frequency Performance
- Emphasize High Power Density (>1W/mm)
- Control of Bulk and Interface Traps for Normally-Off, Enhancement Mode Switching FETs

INTERFACE PROCESSING FOR HIGH PERFORMANCE INSULATED GATE DEVICES ON InP

R. Chang, Z. Zou, K. Han, R. Iyer, and D. L. Lile

Colorado State University Fort Collins, CO March 7, 1933.


### J. E. LILIENFELD


1,900,018

### DEVICE POR CONTROLLING ELECTRIC CURRENT

Filed March 28, 1928


3 Sheets-Sheet 1





GAAS

22







Fig. 1. A summary of density distributions of interface states in various Gads MIS systems. The numbers on the curves correspond to the references from which the data were obtained

Fypes of insulator	(mie)
I hermal oxide	7, K
Anodic oxide*	9 12, 25
Plasma oxide	13, 14
Deposited insulator	
50%	15*,16 18
*Z(Z	9*, 15, 19, 20, 27
4),O,	1500, 21, 23
Alifi native oxide	34
Z. v.	×cı
7.0.73	24, 27*
	•••

ź

<u>-</u>0

Nss (cm<sup>2</sup> eV<sup>2</sup>)









Table 1


PHOSPHOROUS (or As) TREATMENTS (CVD dielectric growth except as noted).

Author	Reference	Dielectric and reactants	Result
Y. Hirota and T. Kobayashi	J. Appl. Phys. <u>53</u> 5037 (1982)	Thermal nitride + P3N5 from (PH3 + NH3)	$ m N_{SS} \sim 10^{12}$ near CB. PL used to identify a reduction in surface defects due to $ m PH_3$
E. Yamaguchi et al.	Thin Solid Films 103, 201 (1983)	$(A_3H_3 + PH_3 + NH_3)$	As in addition to P decreases N <sub>ss</sub> > 10 <sup>11</sup>
Y. Furukawa	Japan J. Appl. Phys. 23 1157 (1984)	PN from (POCL <sub>3</sub> + NH <sub>3</sub> )	Improved C-V
	J. Appl. Phys. <u>55</u> , 3876 (1984)	Al <sub>2</sub> O <sub>3</sub> in presence of tri ethyl phosphorous	Order of magnitude reduction in N <sub>SS</sub> with phosphorous
S. Krawczyk et al.	Electron. Lett. <u>20</u> , 255 (1984).		As pretreatment inhibits surface degradation during annealing
L. G. Meiners	Thin Solid Films 113, 85 (1984)	AlP <sub>x</sub> O <sub>y</sub> grown in presence of PH <sub>3</sub>	Increased resistivity and lower $N_{\rm SS} \sim 10^{11}$
O. Mikami et al.	Japan J. Appl. Phys. <u>23</u> 1408 (1984)	PN from (POC1 <sub>3</sub> + NH <sub>3</sub> )	Inversion MISFET on p-InP with >zero drift
E. Yamaguchi and M. Minakata	J. Appl. Phys. <u>55</u> 3098 (1984)	BN from (NH <sub>3</sub> + 3 <sub>2</sub> H <sub>6</sub> ) in presence of PH <sub>3</sub>	$N_{\rm SS} \sim { m few}~10^{10}$ near mid gap
R. Blanchet et al.	Appl. Phys. Lett. 46, 761 (1985)	e-gun evaporated Al <sub>2</sub> 0 <sub>3</sub> with As pretreatment	Reduced C-V hysteresis and reduced N <sub>SS</sub> inferred near CB
K. P. Pande and D. Gutierrez	Appl. Phys. Lett. 46, 416 (1985)	SiO <sub>2</sub> from (SiH <sub>2</sub> + N <sub>2</sub> O) in presence of P <sub>4</sub>	MISFETs on SI InP with drift $3\%$ and enhanced $u \sim 3450$ . $N_{ss} \sim 8 \times 10^{10}$
R. Schachter et al.	Appl. Phys. Lett. 47, 272 (1985)	Evaporated P <sub>4</sub> - high resistivity semi-conductor	C-V gives $N_{\rm SS} > 2 \times 10^{10}$ at minimum and general reduction in $N_{\rm SS}$ near CB












### HIGH FREQUENCY (1MHz) AND QUASI-STATIC C-V DATA FOR SULFURIZED INP.


- \* WITH IPCVD SIO2 AS DIELECTRIC
- \* HIGH FREQUENCY C-V EXHIBITS A CLOCKWISE HYSTERESIS OF 200mV.



SURFACE STATE DENSITY OF SULFURIZED n-TYPE InP







VAN VECHTEN AND WAGER

MULTI-CHANNEL InGaAs MESFETS HAVING UNIFORM DC AND MICROWAVE GAINS

A. Fathimulla, H. Hier, J. Abrahams, and E. Hempfling

Allied-Signal Aerospace Company Aerospace Technology Center 9140 Old Annapolis Road Columbia, MD 21045

## **MULTI-CHANNEL INGAAS MESFETS HAVING** UNIFORM DC AND MICROWAVE GAINS

A. FATHIMULLA, H. HIER, J. ABRAHAMS, AND E. HEMPFLING

ALLIED-SIGNAL AEROSPACE COMPANY AEROSPACE TECHNOLOGY CENTER 9140 OLD ANNAPOLIS ROAD COLUMBIA, MD 21045



# n+- InGaAs/UNDOPED InAIAs MESFETs (MISFETs)

- HEAVILY DOPED CHANNEL
- DOPING IN NARROW BAND GAP MATERIAL
- HIGHER BREAKDOWN VOLTAGE
- DESIGN FLEXIBILITY OF THE STRUCTURE
- MULTI-CHANNEL DEVICE



InGaAs (cap)	undoped InAIAs	n⁺- InGaAs	undoped InGaAs	InAIAs (Buffer)	SI - InP	
--------------	----------------	------------	----------------	-----------------	----------	--

STRUCTURE OF A SINGLE-CHANNEL n<sup>+</sup>- InGaAs/UNDOPED InAIAs MESFET

InGaAs (cap)	undoped InAIAs	n- InGaAs	undoped InAIAs	n*- InGaAs	undoped inAIAs	n*- inGaAs	undoped InAIAs	n*- InGaAs	InAIAs (Buffer)	
--------------	----------------	-----------	----------------	------------	----------------	------------	----------------	------------	-----------------	--

STRUCTURE OF A MULTI-CHANNEL n\*- InGaAs/UNDOPED InAIAs MESFET





Allied-Signal Aerospace Company

SI - InP


0.5µm	4.0µm	AuGe-Ni	Ti-Pt-Au		
GATE LENGTH:	SOURCE-DRAIN: DISTANCE	OHMIC CONTACT:	GATE METAL:		
MESA ISOLATION	OHMIC CONTACT		GATE	 OVERLAY	 GATE

## PROCESS SEQUENCE OF THE MESFET






IV-CHARACTERISTICS OF THE SINGLE-CHANNEL n^- IngaAs/InAIAs MESFET




TRANSCONDUCTANCE VS GATE VOLTAGE OF THE SINGLE-CHANNEL n\*- InGaAs/InAIAs MESFET






IV-CHARACTERISTICS OF THE MULTI-CHANNEL n⁺- InGaAs/InAIAs MESFET



TRANSCONDUCTANCE VS GATE VOLTAGE OF THE MULTI-CHANNEL n\*- InGaAs/InAIAs MESFET






IV-CHARACTERISTICS OF THE MULTI-CHANNEL n'-InGaAs/InAIAs MESFET









MSG AND H2 1VS FREQUENCY OF THE SINGLE-CHANNEL MESFET





MSG AND H21VS FREQUENCY OF THE MULTI-CHANNEL MESFET a) 200  $\mu$ m, b) 100  $\mu$ m



MSG AND f<sub>t</sub>VS DRAIN CURRENT OF THE MULTI-CHANNEL MESFET AT 26.5 GHz



# GAIN VERSUS Vds FOR MULTI-CHANNEL InGaAs/InAIAs MESFET AT 26.5 GHz

14

12

10

Ø

(**9**P)

9

wag

SOURCE-DRAIN VOLTAGE

0 2.5



Allied-Signal Aerospace Company

4

0

# DC AND MICROWAVE PERFORMANCE OF INGAAS MESFETS

) t <sub>t</sub> 's	58	31	.7 21-31
MSG (dB) @ 26.5 GHz	14.0 dB	11.0 dB	11.8 ± 0.7
TRANS- CONDUCTANCE (mS/mm)	275	245	152 <u>+</u> 8 (-0.5 TO -5.0V)
DRAIN CURRENT (A/mm)	ø.	<del>, -</del>	8.0
DEVICE	SINGLE CHANNEL	SINGLE CHANNEL	MULT1- CHANNEL

Allied-Signal Aerospace Company

### INP JUNCTION FETS WITH A NITRIDE-REGISTERED GATE METALLIZATION

J. B. Boos, W. Kruppa\* and B. Molnar

U. S. Naval Research Laboratory Washington, DC 20375

> \*George Mason University Fairfax, VA 22030

This work was supported by the Office of Naval Technology.

## NITRIDE-REGISTERED GATE METALLIZATION INP JUNCTION FETS WITH A

J. B. BOOS, W. KRUPPA\*, B. MOLNAR

U. S. NAVAL RESEARCH LABORATORY

WASHINGTON D. C. 20375

\* GEORGE MASON UNIVERSITY FAIRFAX, VIRGINIA 22030

THIS WORK WAS SUPPORTED BY THE OFFICE OF NAVAL TECHNOLOGY

# PLANAR, FULLY ION-IMPLANTED INP JFET DEVELOPMENTS

1) NITRIDE-REGISTERED GATE METALLIZATION

2) Be/P CO-IMPLANTATION

3) ADDITION OF NI IN P-TYPE GATE METALLIZATION

# InP JFET APPLICATIONS


1. POWER FET

2. InP-BASED OPTOELECTRONICS


3. MILLIMETER WAVE MONOLITHIC CIRCUITS


# FULLY ION-IMPLANTED InP JFET FABRICATION APPROACHES


PREVIOUS APPROACH: ETCH-BACK PROCESS TO DEFINE GATE LENGTH



NEW APPROACH:
NITRIDE-REGISTERED GATE METAL
SIMPLIFIES GATE LENGTH DEFINITION












# **ION-IMPLANTED P-N JUNCTION LSS DISTRIBUTIONS**



### AuZn/Ni/TiW/Au InP JFET GATE METALLIZATION




ION-IMPLANTED P-N JUNCTION DIODE CHARACTERISTICS



FULLY ION-IMPLANTED InP JFET CHARACTERISTICS

(GATE WIDTH=150 $\mu$ m, GATE LENGTH $\approx$ 1 $\mu$ m)





## InP JFET SUMMARY

- Demonstrated highest transconductance (140 mS/mm) Process may be suitable for sub-micron gate lengths. InP JFET with a new nitride-registered gate process.
- proximity rapid thermal annealing which significantly Demonstrated use of P/Be co-implantation with reduced Be-redistribution.
- improved adhesion and the lowest contact resistance 3. Developed new p-type InP gate ohmic contact with reported.

### InP-BASED PSEUDOMORPHIC HIGH-SPEED DEVICES REALIZED BY MOLECULAR BEAM EPITAXY

Pallab K. Bhattacharya

Solid State Electronics Laboratory and
Center for High Frequency Microelectronics

Department of Electrical Engineering and Computer Science
The University of Michigan
Ann Arbor, MI 48109-2122

Work supported by the Army Research Office the the National Science Foundation.

### InP-Based Pseudomorphic High-Speed Devices Realized by Molecular Beam Epitaxy

Department of Electrical Engineering & Computer Science The University of Michigan, Ann Arbor, MI 48109-2122 Center for High Frequency Microelectronics Solid State Electronics Laboratory and Pallab K. Bhattacharya

Work supported by the Army Research Office and the National Science Foundation.

### **Outline**

- Background InP based devices
- Role of Strain in altering the bandstructure and transport properties in thin layers
- -> Pseudomorphic n- and p-type modulation doped heterostructures
  - Materials properties
  - Device characteristics
- → Pseudomorphic Resonant Tunneling Diodes
- Role of Tensile Strain

I. Background - InP based Devices

### **Favorable Attributes**

- $In_{0.53}Ga_{0.47}As/InP$  with  $E_g = 0.74$  eV is useful for fiber-optic communication
- The ternary material also has high  $\mu m$ , high  $v_E$  and large  $\Gamma$  L separation
- In<sub>0.53</sub>Ga<sub>0.47</sub>As/In<sub>0.52</sub>Al<sub>0.48</sub>As heterostructure has high band offset and better carrier confinement

### **Applications**

- High Speed Devices → MODFETS (no D-X related problems)
- Detectors, modulators and lasers

### Recent Results

1 μm gate MODFETs	$0.1 \ \mu \text{m}$ gate MODFETs
$g_m(ext) \sim 400 \text{ mS/mm}$	$g_m(ext) = 1080 \text{ mS/mm}$
$f_T = 32 - 36 \text{ Ghz}$	$f_T = 170 \text{ GHz}$
	N.F. = 0.8 dB
	gain = 8.7 dB at 63 GHz

II. Bandstructure and Transport Properties in Pseudomorphic Layers


## Effects of Biaxial Strain

- Changes in Bandgap
- Changes in band offsets, resulting in better confinement
- Changes in conduction band effective mass
- and hole masses \* Changes in valence band structure

Calculated Electron Effective Masses ( $J_{\alpha}ffe$  & Singh) (Jaffe  $\varphi$  Singh)

=								
In <sub>r</sub> Ga <sub>1-r</sub> As	$\ln_x \operatorname{Ga}_{1-x}$	$n_{x}Ga_{1-x}$	As		In <sub>0.8</sub>	Ino.53+x Gao.47-x As	As	
X Munstrained Mistrained		mfetraine	ď	M. Letrained	Munstrained	m <sub>  strained</sub>	MIstrained	
		990.0		990.0	0.045	0.045	0.045	
0.05 0.064 0.065	<del></del> <u>.</u>	0.065		0.064	0.044	0.044	0.045	
0.10 0.062 0.064		0.064		0.063	0.042	0.043	0.045	
0.15 0.060 0.063		0.063		0.063	0.040	0.041	0.044	V
0.20 0.058 0.062		0.062		0.062	0.037	0.039	0.044	
0.25 0.056 0.061		0.061		0.061	0.035	0.037	0.044	
0.30 0.054 0.060		090.0		0.061	0.033	0.035	0.043	
0.35 0.052 0.058		0.058		090.0	0.031	0.033	0.043	
0.40 0.050 0.057		0.057		090.0	0.028	0.030	0.043	
	1	1	l					1

### Properties of 2-DEG in Pseudomorphic Systems




### Calculated Hole Effective Masses in Pseudomorphic p-MODFET

[Jaffe, Sekiguchi and Singh, APL, December 1987]

			GaAs	GaAs channel			Ino 12 Gao 81	Ino 12 Gao 88 As channel	
Temp	puedons	n.		E Er		n,		$E_n - E_t$	
(K)	No.	10,1	•	(meV)	state	101	M.	(mcV)	state
	0	1.19	0.601	- 84.8	ННО	1.49	0.257	- 56.4	нно
300	-	0.95	0.481	- 84.8	HH0	1.15	0.199	<b>- 56.4</b>	Ξ
	7	0.70	0.686	- 102.0	CH0	98.0	0.342	- 78.6	Ξ
	•	3	0.624	- 102.0	CH0	0.79	0.313	- 78.6	=
	•	0.45	0.485	- 105.0	НН	0.53	0.561	104.0	Ξ
	~	0.43	0.463	- 105.0	HHI	0.39	0.406	104.0	Ξ
	9	0.35	0.566	- 116.0	HH2	0.27	0.569	- 122.0	Ξ
	7	0.33	0.544	- 116.0	HH2	0.19	0.404	-122.0	<b></b>
	Total	2.06	0.564			2.67	0.324		
	0	2.28	0.569	- 7.22	0НН	2.39	<b>4</b> 0.0	5.58	HHO
11	-	1.24	0.30	- 7.22	HH0	1.84	0.111	5.58	Ξ
	7	19.0	0.887	- 19.7	04:7	0.47	0.267	-13.3	Ξ
	<b>6</b>	0.46	0.664	<b>- 19.7</b>	CH0	0.41	0.238	<b>– 13.3</b>	Ξ
	•	0.25	0.399	-20.4	HHI	0.02	0.557	- 38.9	Ξ
	S	0.21	0.333	- 20.4	HHI	0.01	0.383	- 38.9	H
	9	0.12	0.495	- 26.5	HH2	0.00	0.715	- 53.7	1.1
	7	0.09	0.375	<b>- 26.5</b>	HH2	0.00	0.210	- 53.7	E
	Total	5.27	0.578			5.15	0.154		

### Valence Bandstructure of Pseudomorphic



400.

600.

[ A ]

800

.000


200.

Volence

-0.3-

-0.4

-0.5<del>|</del>




III. Growth and Characterization of Strained Heterostructures and Multiquantum Wells


### Growth of Near-Perfect InGaAs/InAlAs Modulation-Doped Heterostructures

- Roughness of InAlAs Growth Front:
  - Growth Interruption
  - RHEED Monitoring
  - Recovery with and without InGaAs coverage
  - Control of arrival rate of atoms
- Reduction of impurity movement during growth of inverted structures
  - low temperature InAlAs buffers
     and appropriate growth interruption

### Thermodynamic Equilibrium Considerations for Pseudomorphic Growth



(a) System growing in layer-by-layer growth mode



(b) System growing in 3-D mode with unfulfilled 2nd nearest neighbor bonds

For  $d_c < 20$  monolayers  $\Longrightarrow$  Growth is 3-Dimensional

### II. Growth Modes

• Lattice-Matched Systems

Free energy minimum for growth automatically favors smooth surface


• Strained Systems


Energy minimization favors 3-D growth

IV. Properties of InGaAs/InAlAs Pseudomorphic Heterostructures and Devices

Pseudomorphie In Course As the All As I'm

_			
n	InGaAs	3 E18	200A
i	InAlAs		300A
n	InAlAs	3E18	200A
i	InAlAs		100A
i	In(x)Ga(	1-x)As	150A
i	InGaAs		400A
i	InAlAs		4000A
i	inAlAs/i	nGaAs	S.L.
s	.I. InP	(100)	





Increased DEc:

→ Slightly higher n<sub>20E6</sub>

→ lower remote impails

Scattering

Increased confinemt
in first subband:

-> lower intersubband
Scattery.

10% lower alloy scattering.




Table I. Measured Hall Data from In<sub>X</sub>Ga<sub>1-X</sub>As/In<sub>0.52</sub>Al<sub>0.48</sub>As Heterostructure

Si mi le	Channel	Mobility(	cm <sup>2</sup> /Vs)	2DEG Density (	10 <sup>12</sup> cm <sup>-2</sup> )
·	Composition	300K	77K	300K	77K
Α	0.53	11,500	50,100	1.65	1.60
В	0.60	12,300	65,200	1.79	1.74
С	0.65	13,900	74,000	1.82	1.79


Table II. Transport Data obtained from Hall and Shubnikov-de Haas (SDH)

Measurements

Sample(x)		n <sub>H</sub> (10 <sup>12</sup> cm <sup>-2</sup> )	m*/m <sub>0</sub>	N <sub>0</sub> a)	•	E <sub>1</sub> -E <sub>0</sub> c)
A(0.53)	67,900	1.46	0.046±0.002	1.12	0.26	43.2
B(0.60)	95,000	1.65	0.046±0.002	1.53	0.04d)	76.1
C(0.65)	134,000	1.65	0.046±0.002	1.65	0.04d)	84.6


- a) Lowest subband occupation at 4.2K determined from SDH measurements.
- b) Occupation in first excited subband at 4.2K
- c) Energy separation between ground state and first excited state in the 2DEG.
- d) These values are approximate.

### In 6a As/In Al As MODFET



In = 65% 150 A QW

150 A Q




Max Stable gain: 9 dB at 13.56H3


MAG: 5.5dB at 18 GH3.  $f_{\tau}$  (int) =  $g_{mo}(HF)/2\pi C_{gs}$  = 38.6 GH3.

### The state was FET on Soil




 $n_{2DEG} = 1.7 E / 2 cm^{-2}$   $M_{300K} = 8500 cm^{2}/V.s.$   $M_{77K} = 22,000 cm^{2}/V.s.$ 






VI.	Quantum	Wells	Under	Tensile	Strain

#### STRAINED QUANTUM WELLS: TENSILE STRAIN







Hole dispersion relation for 150 Å

GaAs/In<sub>0.06</sub>Ga<sub>0.57</sub>Al<sub>0.37</sub>As QW with degenerate

#### ABSORPTION SPECTRA OF GaAs/ $\ln_{0.06}$ Ga $_{0.57}$ Al $_{0.37}$ As MQW






# Quantum Wells With Biaxial Tensile Strain: Applications

1. Modulators MQW FETOM


2. Detectors


Sources - band-edge optical oscillator strengths can be enhanced by  $\sim$  factor of 2. က


V. Growth and Properties of InP-based Resonant Tunneling Diodes



#### InGaAs/ HLAS/INT KT Diode







#### A DIFFUSED JUNCTION InP JFET FOR HIGH SPEED INTEGRATED CIRCUIT AND POWER APPLICATIONS

C. R. Zeisse, R. Nguyen, T. T. Vu, L. Messick, and K. L. Moazed\*

Electronic Material Sciences Division (Code 56) Naval Ocean Systems Center San Diego, CA 92152-5000

> \*Department of Material Science North Carolina State University Raleigh, NC 27695-7916

A Diffused Junction InP JFET for High Speed Integrated Circuit and Power Applications

C. R. Zeisse, R. Nguyen, T. T. Vu, L. Messick, and K. L. Moazed\*

Electronic Material Sciences Division \*Department of Material Science Naval Ocean Systems Center San Diego, CA 92152-5000

North Carolina State University Raleigh, NC 27695-7916

Junction field effect transistors have been made by selective diffusion of zinc into InP channel layers. Devices with an epitaxial channel have a transconductance of 120 mS mm-1, the highest reported to date.


Zinc diffusion for the gate was carried out in a closed ampoule using a source of powdered Zn2As3. The temperature was 5350 for 4 minutes followed by a quench in water. This produced a hole concentration of (1-2) E18 cm-3 to a depth of 0.5 microns in a Si implanted layer of electron concentration (mid-high) E16 cm-3 and total thickness 0.8 microns. The diffusion was masked by SiO2. The gate opening was 1.5 microns by 250 microns. Source-drain metallization was AuGe (0.2 microns). Gate metallization was unalloyed Ti/Au (0.1 microns/.25 microns). The dc characteristics of this device show a transconductance of 20 mS (80 mS mm-1) at Vgs = 0 V and a gate to source leakage of 100 nA at Vgs = -2 V.

Zinc was also diffused into an InP channel (1E17 cm-3, 0.45 microns) epitaxially grown on a 0.5 micron undoped buffer layer. Diffusion was quenched after 2 1/4 minutes at 540C, producing a 0.2 micron thick gate layer with a hole concentration of (1-2) E18 cm-3. This time the gate opening was 1.6 microns by 200 microns. Devices were isolated with a mesa etch. The characteristics are shown below. The transconductance is 24 mS (120 mS mm-1) for Vgs between 0 V and 0.7 V. The output resistance is 9 kohm at Vgs = -1 V. The saturated drain to source current was 150 +- 10 mA from one device to the next over a wafer 10 mm on a side. The dc drift is 3% or less in 1E5 s.

The best do characteristics and the lowest leakage have not yet been brought together in the same device, although there is no fundamental reason why this can not be done. The InP JFET is a stable device with high gain, low output conductance, low leakage, and good wafer uniformity, features required for many electro-optic and power applications.


This work was supported by the Office of Naval Technology. The authors thank J. B. Boos of NRL for his generous advice on JFET technology.


> L = 2 µm W = 200 µm




## 

# Integrated InGaAs Photodetector — InP Transimpedance Amplifier Circuit






Semi-Insulating Substrate




## 



PLAN VIEW


### InP JFET Implanted Channel



 $g_m/W = 80 \text{ mS mm}^{-1}$ 


## NOSCE

# InP JFET Implanted Channel




GATE TO SOURCE LEAKAGE


 $L = 2.5 \, \mu m$  W = 250  $\mu m$ 



Simi-Insulating Substrate




### **Epitaxial Channel** InP JFET




 $L = 2\mu m$ 

 $g_m/W \approx 120 \text{ mS mm}^{-1}$ 







#### RADIATION EFFECTS ON InP BASED ELECTRICAL AND OPTICAL DEVICES

K. N. Vu, J. Y Yaung and R. E. Helander

TRW/DSG
Systems Engineering and Development Division
Carson, CA

## Radiation Effects on InP Based Electrical and Optical Devices

K. N. Vu J. Y. Yaung R. E. Helander

System Engineering and Development Division TRW/DSG

#### Outline

- Introduction
  HEMT Device
  HBT Device
  Solar Cells
  Conclusion
- Recommendations

# Introduction to Radiation Effects in Materials

## **Dose Rate Effects**

- Conductivity Modulation (JR bulk or 11 shunt)
- Photocurrent across semiconductor junctions (fl
- Radiation-Induced Backgating (AV<sub>th</sub> and long-term transient)

## **Total Dose Effects**

. Charge trappings in the dielectric and interfaces ( $\Delta V_{ extsf{th}}$  and

1l leakage)

- Minority carrier lifetime reduction  $(\downarrow\beta)$ 
  - Carrier Removal ( $\Delta V_{th}$ ,  ${}^{\dagger}R_{s}$  and  ${}^{\dagger}R_{b}$ )
    - Mobility degradation ( $\lg_m$ )

## **Neutron Effects**

- Minority carrier lifetime reduction (↓β)
  - Carrier removal ( $\Delta V_{th}$ , TR, and TR,)
    - Mobility degradation (↓g<sub>m</sub>)

## **HEMT Device**

# Radiation Effects in AlGaAs and InGaAs HEMT

N+Al3Ga7As P-GaAs P-GaAs SI GaAs
----------------------------------

Radiation		HEMT
Environment	AlGaAs	InGaAs
Dose Rate	~10 <sup>10</sup> (digital)	<10 <sup>10</sup> (digital)
(rad(material)/sec)	(1111641)	>10 (IInear)
Total dose (rad (material))	~108	~109
Neutron (n/cm <sup>2</sup> )	~10 <sup>15</sup>	~1015

<sup>1</sup> IEEE Transactions on Nuclear Science, December 1985 and 1987

<sup>2</sup> 1rad (GaAs) ≈1rad (InP)

## Primary Concern in HEMT

- · Dose Rate Effects
- · Define dose-rate upset or failure as

- Ishunt -current flow b/t source-to-drain due to increase in bulk conductivity
- photo-current flow due to drift and diffusion of electron-hole pair (EHP) across high potential junction.
- loperating-bias current
- InGaAs HEMP digital applications-lower dose rate threshold due to higher generation EHP in InP
- InGaAs HEMT high-power high frequency (linear) applications-

- Effects of radiation-induced backgating and long-term transient can be minimized using
- buffer layer (superlattice)
- improved processing methods

## Secondary Concern in HEMT

## · Total Dose Effects

- Carrier removal and mobility degradation are the dominant total dose effects in HEMT
- · Carrier removal-change in threshold voltage
- · Mobility degradation-lower transconductance
  - Effects more significant in GaAs than InP
- · Minority carrier lifetime reduction-minimal in majority carrier device (HEMT)
  - Charge trappings effects is minimal in HEMT-no gate insulator

## Neutron Effects

- Carrier removal and mobility degradation-dominant neutron effects
- Minimal minority carrier lifetime reduction effects-majority carrier device
  - No data exist to assess neutron damaging effects in InP

### **HBT DEVICES**

In. 53 GB. 47 AS In.s3Ge.47 As In.53 38.47 AS (Ga,AI)InAs AlinAs InGaAs HBT Radiation Effects in AlGaAs and InGaAs HBT <10<sup>10</sup> (digital) (estimated) 1014-1015 (estimated) (estimated) InGaAs ~109 HBT n+ COLLECTOR ~10<sup>10</sup> (digital) BASE EMITTER SI SUBSTRATE 1014-1015 AlGaAs ~10<sup>8</sup> Ė (rad(material)/sec) (rad (material)) **Environment** Dose Rate Total dose Radiation (n/cm<sup>2</sup>) Neutron GBAs AIGAAS AIGBAS GaAs GBAS GAAS GBAS

## Primary Concern in HBT

- · Neutron Effects
- Minority carrier lifetime reduction is the dominant neutron effect
- increase in recombination current
- · increase in base current ideality factor
  - decrease in current gain
- Carrier removal and mobility degradation are secondary neutron effects
- increase in base resistance (R<sub>b</sub>)
- decrease in maximum frequency of oscillation (f max)
  - decrease in extrinsic transconductance (g<sub>m</sub>)
- No data exists to assess neutron damage effects in InP HBT

## Secondary Concern in HBT

## Dose Rate Effects

- Photocurrent maybe the dominant dose rate effect in HBT due to Betamultiplied photocurrent.
- Conductivity Modulation effects should be minimum due to
  - highly-doped n+ collector
- approximately equipotential collector contacts b/t devices.
- No long term transients were observed in TRW AIGaAs HBT test structure
- InGaAs HBT digital applications-lower dose rate threshold due to higher generation EHP in InP than GaAs
- InGaAs HBT linear applications-higher dose rate threshold due to higher InGaAs HBT biasing current

## Total Dose Effects

- · Damage Effects similar to neutron effects
- Total dose damage effects are more significant in GaAs than InP
- No charge trappings were observed in TRW AIGAAS HBT test structure.

### Conclusion

InGaAs HEMT and HBT are ideal for high radiation requirements applications based on our study of InP material properties.

## Recommendations


- Several tests should be undertaken to assess
- neutron displacement effects in InGaAs devices
- dose rate effects in InGaAs devices
  - SEU in InGaAs devices
- Additional radiation effects modeling are recommended to gain insights into further improving the radiation tolerances of InGaAs devices
- processing simulator (SUPREME IV)
- device simulator (SEDAN III, PISCES, BAMBI, and Monte Carlo simulator)
  - circuit simulator (SPICE)

## InP Solar Cells


## InP Solar Cell Configurations (InP Cell)

2


Ş



(Comparing GaAs Cell)



Comparison of Solar Array (Calculated Output)




(InP Compared to GaAs and Si) Solar Cell Radiation Damage



Gamma rays

7-ray dose (Rad)

10,




GaAs cell

=8 is

10.

1017

InP Solar Cell Thermal Annealing (low temperature~100°C)



## InP Solar Cells Concerns

# \* Electron and Proton Damage

- Little difference between n+p and P+n cells (Electron-Normal Incidence Exp.)
- Expect some difference between n+p and p+n cells for proton damage at both normal and omni directional situations (Refer to J. Y. Yaung and Sheng S. Li)
- Further testing and numerical simulation are recommended.

## Conclusion

- InP devices are normally harder than or equivalent to GaAs devices
- This assessment suggests InP device development for high hardness applications with strong performance requirement

## Recommendations

- Device Simulations, device modelings, radiation effects modelings and radiation testings are recommended to ensure that performance/hardness will meet some special program requirements.
- Producibility enhancement factors should be considered early enough to reduce the cost.
- programs (R&D) technical interchange
- Isolate fundamental problems & resolve \*hem by sharing resources
- Niche market exploration requires collaboration between system and the technology personnel
- explore market opportunity
- estimate/calculate payoffs carefully for technology insertion

2-40 GHz InGaAs HEMT MONOLITHIC DISTRIBUTED POWER AMPLIFIER

J. Berenz, J. Yonaki, K. Nakano, M. LaCon, K. Stolt, H. Wieder\*, and P. Chu\*

TRW
Electronic Systems Group
One Space Park
Redondo Beach, CA 90278

\*University of California

Department of Electrical and Computer Engineering

La Jolla, CA 92093

# 2-40 GHz InGaAs HEMT Monolithic Distributed Amplifier

J. Berenz, J. Yonaki, K. Nakano, M. LaCon, K. Stolt




Electronic Systems Group One Space Park Redondo Beach, CA 90278

H. Wieder and P. Chu

University of California, San Diego
Department of Electrical and Computer Engineering
La Jolla, CA 92093

## 2 to 40 GHz InGaAs HEMT Monolithic **Distributed Amplifier**




CHIP SIZE  $\approx 0.8 \times 1.0 \text{ mm}^2$ 

### Features

- ► 0.25 micron gate length
- → 300 micron gate width
- Pseudomorphic InGaAs
- ► MIM capacitors
- ▶ Air bridges
- ➤ Source via grounds

## Performance

- ► >8 dB gain (2 to 35 GHz)
- ► >15 dBm P-1 (20 GHz)
- ► 27 dBm IP<sub>3</sub>(18 GH<sub>2</sub>)





# Comparison of Distributed Amplifier **Performance**

Type	TRW AlGaAs/InGaAs	TRW AlGaAs/GaAs	Varian AlGaAs/GaAs
Bandwidth (GHz)	2 to 35	2 to 20	3 to 33
Gain (dB)	∞	10	80
NF (dB)	N/A	က	က
P _ 1 (dBm)	15.4 (20 GHz)	N/A	13 (18 GHz)
IP3 (dBm)	24.6 (20 GHz)	18	N/A

## Conclusions

Pseudomorphic InGaAs HEMT provides significant performance advantages for wideband distributed amplifiers:

Higher Gain

Wider Bandwidth

Higher Power Output

### 2 - 40 GHz InGaAs DISTRIBUTED POWER AMPLIFIER

M. LaCon

J. Yonaki

K. Nakano

K. Stolt

J. Berenz

TRW Inc.
One Space Park, Redondo Beach, CA. 90278

### Abstract

This paper presents the design, fabrication and evaluation of a distributed wide-band monolithic amplifier using In-GaAs/GaAs pseudomorphic HEMTs. The measurement results show the amplifier operates from 2 to 40 GHz with 9.5 dB gain and 15 dBm  $P_{-1dB}$  output power. This is the best result reported for wide band distributed amplifiers, and the first cascode connected In-GaAs/GaAs HEMT distributed amplifier using constant R-networks for circuit matching. The amplifier chips developed are key components for EW applications. With our systematic design approach and In-GaAs/GaAs HEMT technology, development of ultra wide-band power amplifiers up to 100 GHz can be realized.

### 1 Introduction

The introduction of the traveling wave concepts has provided a new technique for wide-band amplifiers at millimeter wave frequencies. With the advent of In-GaAs/GaAs HEMTs, interest in a new class of wide-band amplifier circuits has increased. The distributed amplifier described here provides a method of achieving performance that is better than more conventional single gate FET circuits, and in a manner that allows the integration of larger periphery transistors suitable for high power amplification. In this paper, three techniques are used to address the problem of wide band power amplification: the use of constant-R networks rather than the more conventional constant-K network, the cascode connection of two transistors to augment a dual gate FET characteristic, and the use of a capacitive divider to overcome the higher input capacitance.

### 2 Design

The two principle advantages that make the InGaAs HEMT suitable for power amplification are high peak transconductance and high saturation currents. In this design, two transistors in each of 4 amplifier sections are cascaded together. The cascode configuration is facilitated by connecting a 300 micron common source HEMT in series with a common gate HEMT of the same source periphery. The two HEMTs are connected using a high impedance transmission line which can be used as a tuning element to correct the pass band response of the amplifier. The cascode connection of the two transistors provides several advantages[1, 2]. The drain bias is distributed across two transistors in each section of the amplifier. Since the bias voltage of each transistor is limited by the reverse breakdown of the gate to drain region, this configuration makes it possible to operate the power amplifier at higher bias voltages because the drain to source voltage is dissipated across

two transistors. The output impedance of the common gate HEMT is higher than the common source HEM'I used at the input of each amplifier section. This provides a lower attenuation across the output matching network. The constant-R structure is realized using a folded coupled line connected with small parasitic transmission lines and an airbridge. The amplifier was designed by connecting the constant-R structures together with the parasitic input and output capacitances of the HEMT to form an artificial transmission line structure terminated in 50 ohms. The physical layout of the constant-R structure shown in Figure 1, presents a constant impedance which is independent of frequency. The coupled transmission line provides the mutual inductance and coupling capacitance, while the interconnecting transmission lines and airbridge crossover provide additional parasitic inductance and capacitance. A schematic representation of the constant-R network is shown in Figure 2. The advantage of this network over conventional constant-K networks can be seen in Figure 3. The result is a much higher cutoff frequency. The use of capacitive coupling is accomplished using thin film capacitors connected in series with the common source HEMTs of each amplifier section. The capacitors form a capacitive voltage divider at the gate terminal of each device reducing the magnitude of the input signal voltage[3]. When the capacitor is equal to the gate capacitance the equivalent input capacitance of each section of the amplifier is reduced by one half. The reduction in voltage across the gate capacitor results in a 3 dB drop in gain from each amplifier section. This can be compensated by doubling the source periphery, effectively doubling the power handling capability of the amplifier. A schematic of the distributed amplifier is shown in Figure 4.

To simulate and optimize the amplifier design, a non-linear model for the single gate HEMT is also derived. The characteristic of the non-linear elements in the linear model were determined using .25 X 300 micron In-GaAs/GaAs HEMT single gate device measurements at various bias conditions[4]. The non-linear simulation was performed by using time domain analysis.

### 3 <u>Fabrication</u>

The circuit was fabricated on an In-GaAs/GaAs heterostructure wafer grown with MBE. The device structure in Figure 5 utilizes a TRW baseline planar HEMT process.

The process begins with oxygen ion implantation to obtain device isolation. This implantation process is critical for uniform EBL gate processing. Ohmic contacts are deposited using gold-germanium metalization. A contact resistance of less than .08 ohm-MM is achieved by using rapid thermal alloying. Thin film resistors (ni-chrome) are deposited by a standard liftoff process for the bias networks and distributed network terminations. A thin layer of metal (Ti-Au) is deposited to form the first level metal: this layer is used to form the matching networks and bottom plate of the capacitors. Electron beam lithography is used to define the .2 to .25 uM gate length resist patterns. Gate recess etching is performed followed by gate metal deposition. A thin dielectric film (silicon-dioxide) is deposited to form the MIM capacitors. The capacitors are used in DC blocking and RF bi-passing functions. The top metal is defined using an airbridge process. This form of interconnection reduces crossover parasitics and improves circuit yield. Liftoff techniques are used in both dielectric and top metal process steps. The substrate thickness is reduced by lapping the wafer to .1 MM. The substrate vias and backside metalization complete the process. The distributed amplifier chip is illustrated in Figure 6. The chip measures .85 X 1.5 MM and contains eight .25 X 300 uM cascode connected single gate HEMTs.

### 4 Results

A comparison of non-linear simulation and measured results shows good agreement. A plot of the measured and simulated results is shown in Figure 7. The amplifier has a measured gain of 9.5 dB. The close match not only verifies our model but also ensures that the design approach developed can be extended to higher frequencies. The saturation characteristics are shown in Figure 8, the amplifier exibited a 15.35 dBm  $P_{-1dB}$  compression point.

### 5 <u>Conclusion</u>

A compact wide-band power amplifier has been described in which InGaAs/GaAs HEMTs exhibit high gain-bandwidth product, high power output, and excellent linearity. Based on the size of the chip and the performance, this circuit will be a very attractive candidate for many wide-band amplifier applications.

### 6 Acknowledgments

The authors would like to express their gratitude to the people who helped make the results of this paper possible: Po-Hsin Liu, An-Chin Han, Susan Hertweck, Linda Klamecki, Rosie Dia, and Laurie DeLuca.

### References

- [1] E. M. Chase and W. Kennan, "A Power Distributed Amplifier Using Constant-R Networks," IEEE International Monolithic Circuits Symposium, IMCS-12, June 1986.
- [2] E. Ginzton, W. Hewlett, J. Jasberg and J. Noe, "Distributed Amplification," Proc. IRE., August 1948.
- [3] Y. Ayasli, L. Reynolds, R. Mozzi, and L. Hanes, "Capacitively Coupled Traveling-Wave Power Amplifier," IEEE International Monolithic Circuits Symposium, June 1984.
- [4] M. LaCon, K. Nakano, and G. S. Dow, "A Wide Band Distributed Dual Gate HEMT Mixer," IEEE International Monolithic Circuits Symposium, November 1988.




Figure 1: Constant-R Structure.




Figure 2: Schematic of Equivalent Circuit For Constant-R Structure.




Figure 3: Performance Comparason of Constant-K And Constant-R Networks.




Figure 4: Schematic of Distributed Power Amplifier.

500Å Si-doped n+ GaAs
25Å undoped GaAs "spacer"
300Å undoped inGaAs (15% in)
0.5 μ undoped GaAs buffer
undoped LEC GaAs substrate

Figure 5: In-GaAs/GaAs HEMT Device Structure.




Figure 6: Photograph of Distributed Power Amplifier Chip.




Figure 7: Comparison of Measured vs Simulated Performance.




Figure 8: Distributed Amplifier  $P_{-1dB}$  Compression Point.

### HIGH EFFICIENCY, WIDEBAND GaInAs MISFET AMPLIFIERS

D. Bechtle, P. D. Gardner and S. Y. Narayan

David Sarnoff Research Center Subsidiary of SRI International Princeton, NJ

# HIGH EFFICIENCY, WIDEBAND GaINAS MISFET AMPLIFIERS

by

D. BECHTLE, P. D. GARDNER, AND S. Y. NARAYAN

DAVID SARNOFF RESEARCH CENTER SUBSIDIARY SRI INTERNATIONAL

Presentated at 1989 InP Workshop January 1989

David Sarnoff Research Center Subsidiary of SRI International


## INTRODUCTION

TECHNOLOGY TO DEMONSTRATE THE POTENTIAL OF THIS MATERIAL FOR WE HAVE DEVELOPED n-CHANNEL, DEPLETION-MODE GainAs MISFET MICROWAVE POWER AMPLIFIER APPLICATIONS.


## HIGHLIGHTS INCLUDE:

- SELF-ALIGNED-GATE PROCESS DEVELOPED
- DEMONSTRATED FIELD EFFECT MOBILITY AS HIGH AS 7200 cm2/Vs (FATFET)
- CARRIER VELOCITY OF 4 x 107 cm/s DEMONSTRATED FOR 0.7 µm GATELENGTH MISFET (FROM 1-V CHARACTERISTICS)
- EXCELLENT MICROWAVE PERFORMANCE FOR 1-µm-GATELENGTH MISFETS
- F<sub>max</sub> ~ 65 GHz (FROM S-PARAMETERS)
- 54% POWER-ADDED-EFFICIENCY AT 12 GHz (0.57 W/mm)
  - (0.43 W/mm) 32% POWER-ADDED-EFFICIENCY AT 20 GHz
    - 114 mW POWER OUTPUT AT 32.5 GHz


David Sarnoff Research Center Subsidiary of SRI International




SCHEMATIC CROSS-SECTION OF GaInAS MISFET




GainAs MISFET WIDE-BAND AMPLIFIER




Gainas MISFET AMPLIFIER 7-11 GHz PERFORMANCE-TUNED (Gatelength 1 µm, Gatewidth 0.56 mm) FOR MAX POWER OUTPUT



GaInAs MISFET AMPLIFIER 7-11 GHZ PERFORMANCE-TUNED FOR MAX EFFICIENCY (Gatelength 1  $\mu$ m, Gatewidth 0.56 mm)



GaInAs MISFET AMPLIFIER 6-12 GHz PERFORMANCE (Gatelength 1  $\mu$ m, Gatewidth 0.56 mm)



GainAs SMALL-SIGNAL AMPLIFIER PERFORMANCE (Gatelength 0.7  $\mu$ m, Gatewidth 0.56 mm)

# SUMMARY & CONCLUSIONS

## GalnAs MISFETS PROVIDE

- HIGH OPERATING FREQUENCY
- SUPERIOR SEMI-CONDUCTING PROPERTIES
- HIGH POWER-ADDED EFFICIENCY & POWER OUTPUT
- SUPERIOR SEMI-CONDUCTING PROPERTIES
- MISFET STRUCTURE
- HIGH EFFICIENCY WIDEBAND AMPLIFIER PERFORMANCE IN SIMPLE MICROWAVE CIRCUITS
- 230 mW OUTPUT POWER WITH 33% POWER-ADDED EFFICIENCY OBTAINED OVER 7 TO 11 GHz BAND USING A SINGLE 0.56 mm GATEWIDTH, 1 µm GATELENGTH GaInAs MISFET
- SMALL SIGNAL 11.4 TO 22.6 GHz BANDWIDTH OBTAINED USING 0.7 µm GATELENGTH, 0.56 mm GATEWIDTH GaInAs MISFET

David Sarnoff Research Center Subsidiary of SRI International NOVEL APPLICATIONS OF InP BASED TECHNOLOGY: NEUROCOMPUTING

R. Singh

School of Electrical Engineering and Computer Science University of Oklahoma Norman, OK 73019

### NOVEL APPLICATIONS OF InP BASED TECHNOLOGY: NEUROCOMPUTING

### R. Singh

School of Electrical Engineering and Computer Science University of Oklahoma Norman, Oklahoma 73019 (405)325-4721

### HIGH $T_c$ SUPERCONDUCTING MATERIALS

- Only applications that are revolutionary rather than evolutionary will find market place immediately.
- Typical Example: Neurocomputing

### **NEUROCOMPUTING:**

Deals with non-programmed adaptive information processing systems (neural network)

### NEURAL NET:

A neural network consists of a collection of computational units (neurons) that models some of functionality of the human nervous systems and attempts to capture some of its computational strength.

### DIGITAL Vs. ANALOG

### A-Digital

### Strengths

- Design techniques are advanced.
- Noise immunity is high.
- Computational speed can be very high.
- Learning networks can be implemented readily.

### Weaknesses

- Digital circuits must be synchronous while real neural nets are asynchronous.
- All states in a digital network are quantized.

### **B-ANALOG**

### Strengths


- Asynchronous behavior is automatic.
- Smooth neural activation is automatic.
- Circuit elements can be small.

### Weaknesses

- Noise immunity is low.
- High precision is not possible.
- No reliable analog, nonvolatile memory technology exist.


### STRATEGY FOR NEW PRODUCT DEVELOPMENT

- Analyze the state of the art.
- Propose new schemes which build on any strengths and/or remove any limitations that are revealed by the analysis.



### **EVOLUTIONARY APPROACH**

Fig. 2. Evolutionary scheme for the realization of advanced signal processor.



### REVOLUTIONARY APPROACH

Fig. 3. Revolutionary scheme for the realization of advanced signal processor.

### Superconductor vs. Semiconductor Electronics

### Superconducting Electronic Devices

Advantages:

- 1. High Speed
- 2. Ultra Low Power
- 3. High Speed Interconnects

Limitations:

- 1. Limited Integration Density
- 2. Non-Transistor-like Devices Latching (must be reset) Use threshold (not restoring) logic Non-Inverting
- 3. Low (if any) Power Gain

### Semiconductor Electronic Devices

- Advantages: 1. High Integration Density
  - 2. Transistor Properties
  - 3. High Power Gain

Limitations:

- 1. High Power Dissipation Density
- 2. Significant Interconnect Delay

(note complementarity of technologies)

### **Hybrid Electronics:**

### An Anti-Traditional Technology

Results of High Temperature Superconductor Developments

- 1. Conventional superconducting devices still have the same limitations
- 2. Overlap of allowable operating temperatures for superconductor and semiconductor electronics

Hybrid devices and systems are now feasble

Why Develop Hybrid Superconductor/Semiconductor Devices?

- 1. The complimentary advantages of the two technologies would combine, rather than compete
- 2. Improvements of hybrid systems would result from advances in either technology

### **Hybrid Device Considerations**

### Desired characteristics of hybrid devices

- 1. Include essential structures and operating mechanisms of semiconductor devices
- 2. Incorporate superconductors and superconducting phenomena to improve operation

### Types of hybridized semiconductor devices

- 1. Passive hybrid superconducting interconnects
- 2. Active hybrid operating mechanisms modified by inclusion of superconductors

### **Fabrication Concerns**

- 1. Device integrity must be maintained through all phases of fabrication
- 2. Acceptable superconductor/semiconductor interfaces must be attainable and stable

### **Hybrid System Contact Configurations**

Superconducting Interconnect

Semiconductor Device

**Direct Contact Interface** 

Superconducting Interconnect

Metal Interface

Semiconductor Device


Metal Intermediary Interface

Superconducting Interconnect


Dielectric Barrier

Semiconductor Device

Protective Barrier Interface



RTT Side View




Source/Gate Configuration


SU: Superconductor SE: Semiconductor

B: Barrier Layer D: Dielectric


Proposed Hybrid RTT Structure




Resonant Tunnel Diode Conduction Band Diagrams



Resonant Tunnel Diode I-V Characteristic




$$V_{CS} = 0$$
 (Resonance)



 $V_{GS} = V_{S}$  (Anti-Resonance)

### **RTT Conduction Band Diagrams**



SU: Superconductor SE: Semiconductor

Dielectric

**Hybrid MOSFET Device Structure** 

### Conclusions about Characteristics of Next-Generation Devices

### Characteristic

### Reasons

1. Quantum Controlled No suppression or ignoring of wave nature of matter

More efficient operation (only fundamental limits)

2. Heterojunctions Abrupt, not gradual

Don't degrade with scaling

Allow thinner active region

Band gap engineering

3. Vertical Structure Less variability of dimensions

Thinner active region

Higher current capability

Desired Result: sub-picosecond switching

Proposals: 1. The Resonant Tunneling Transistor

2. Superconductor/Semiconductor Hybrids

### OUR PROPOSED DEVICES BASICALLY VERTICAL STRUCTURES

$$L = 0.1 \mu m$$

 $W = 1 - 10\mu m$ 

 $AREA = 0.1 - 1.0 \mu m^2$ 

SWITCHING SPEED  $\geq 10 - 100 fs (1 fs = 10^{-15} s)$ 

ULTRAFAST, AND ULTRA DENSE PACKAGING.


### KEY MATHEMATICAL EXPRESSION:

$$S = \sum_{j=0}^{n-1} T_{ij} V_j$$

n = number of neurons in the neural network


 $V_j = \text{state of neuron } j$ 

 $T_{ij}$  = synaptic weight of the neuron i related to input  $V_j$ 



	MULTIPLEXED INPUT LINES
	1 1 1 1 1 1 1 1 1 1
INPUT LINES	
111111111	ULTRA HIGH SPEED
BIT SERIAL PIPELINED MULTIPLIERS	MULTIPLIER
다 다 다 다 다	ACCUMULATOR
OUTPUT LINES	1

SINGLE OUTPUT LINE



### PERFORMANCE AVALUATION

Chip Area

The resonant tunneling transistor, because of its vertical structure, has no device area beyond its contacts. For an 8 x 8 bit parallel multiplier the required chip area will be

RTT Realization  $\approx 0.7mm^2$ 

CMOS Realization  $\approx 2.0mm^2$ 

Speed

RTT  $\approx 3.8ps$ 

CMOS  $\approx 8.0ns$ 

### PROCESSING


- · IN- SITU (CLEAN ROOM NOT A ISSUE)
- . SINGLE WAFER PROCESSING
- · REDUCED TEMPERATURE

  ( RAPID ISOTHERMAL PROCESSING

  &
  PLASMA PROCESSING)
- · HIGH THROUGHPUT (MOCVD Vs. MBE)
- DIRECT WRITTI NG COND. LINES

  LASER ? (SPOT SIZE)
- . NEW E QUIPMENTS
- " EQUIPMENT INDUSTRY"

### LITHOGRAPHY - E QUIP MENT COUPLED WITH PLASAA &RIP



### MILLIMETER-WAVE InAlAs/InGaAs/InP LATTICE-MATCHED HEMTS

P. C. Chao, K. H G. Duh, P. M. Smith, J. M. Ballingall, P. Ho, A. Tessmer, M. I. Kao, and A. A. Jabra

Electronics Laboratory General Electric Company Syracuse, NY 13221

### MILLIMETER-WAVE

### InAIAs/InGaAs/InP

### LATTICE-MATCHED HEMTS

P.C. Chao, K.H.G. Duh, P.M. Smith, J.M. Ballingall, P.Ho, A. Tessmer, M.I. Kao, and A.A. Jabra

Electronics Laboratory General Electric Co. Syracuse, NY 13221



### OUTLINE

• 0.25 and 0.15µm InGaAs/InP LATTICE-MATCHED HEMTs

DEVICE PERFORMANCE

IngaAs LATTICE-MATCHED HEMT vs. IngaAs PSEUDOMORPHIC HEMT

APPLICATIONS AND ISSUES

## **MATERIAL CHARACTERISTICS OF InGaAs/InP HEMT**

LARGE CONDUCTANCE BAND DISCONTINUITY

 $\Delta E_{c}$  (AlinAs/InGaAs)  $\approx 0.5 eV$  FCF. HIGH 2DEG CONCENTRATION

HIGH ELECTRON MOBILITY AND VELOCITY IN IngaAs CHANNEL

 $\mu(300^{\circ}K) \approx 10,000 \text{ cm}^2/\text{Vs}$ 

 $v \approx 3 \times 10^7 \text{ cm/s}$ 

QUANTUM-WELL CHANNEL CONFINEMENT

IngaAs LATTICE-MATCHED HEMT IS MOST SUITABLE FOR HIGH-FREQUENCY, HIGH-GAIN AND LOW-NOISE APPLICATIONS.

# $0.25 \mu m$ Hemts - comparison of noise performance

GE Aerospace Laboratories

	18	18GHz	E0GHz	<u>Hz</u>
DEVICE TYPE	$F_{min}(dB)$ $G_a(dB)$	G <sub>a</sub> (dB)	$F_{min}(dB)$ $G_a(dB)$	G a (dB)
AlGaAs/GaAs CONV.	0.7	13.8	1.8	6.4
IngaAs PSEUDOMORPHIC	9.0	14.4	1.8	7.8
IngaAs LATTICE-MATCHED	0.5	15.2	1.2	8.5

Ingaas Lattice-Matched Hemts Provide Significantly Better Noise Performance at MMW Frequencies.

## MMW PERFORMANCE OF $0.25 \mu m$ InGaAs/InP HEMT

GE Aerospace Laboratories

NOISE			GAIN
FREQ.(GHz)	F <sub>min</sub> (dB)	G <sub>a</sub> (dB)	
18	0.5	15.2	
09	1.2	8.5	
94	2.1	6.4	• EX

MAG (dB)	15.5	12.0
FREQ.(GHz)	63	95

EXTRAPOLATED f max = 380GHz

**POWER** 

• 150µm GATE-LENGTH HEMT TESTED AT 60GHz.

**OUTPUT POWER 52mW** 

POWER DENSITY 0.35W/mm

EFFICIENCY 23%

GAIN 3.2dB

# 18GHz S-PARAMETER - $0.25 \mu m$ InGaAs LM HEMT vs. PM HEMT

GE Aerospace Laboratories

0.25µm x 50µm

	S	S <sub>11</sub>	\$ 21	7.	S <sub>12</sub>	2	S 22	22
DEVICE TYPE	Mag Ang	Ang	Mag Ang	Ang	Mag Ang	Ang	Mag Ang	Ang
LATTICE-MATCHED	0.8 -99	66-	4.9 96	96	0.04 38	38	0.8 -43	-43
PSEUDOMORPHIC	0.8 -97	-97	3.8	97	0.07 33	33	0.7 -45	-45

WHILE S<sub>11</sub> AND S<sub>22</sub> ARE SIMILAR, LATTICE-MATCHED HEMT HAS LARGER S<sub>21</sub> AND SMALLER S<sub>12</sub>.

# DC/RF PERFORMANCE OF 0.15 $\mu$ m InGaAs/InP HEMT

### NOISE

FREQ.(GHz)	F <sub>min</sub> (dB)	G <sub>a</sub> (dB)
18	0.3	17.1
09	0.9	8.6
94	1.4	6.5

### GAIN

MAG (dB)	16.2	12.6
FREQ.(GHz)	63	95

- Extrapolated f max = 405GHz
- $\bullet$  Extrinsic f  $_{T}$  = 166GHz (50 $\mu$ m Wide)
- Extrinsic g <sub>m</sub>= 1350mS/mm

### IngaAs/InP HEMT : TECHNOLOGY ISSUES

- MATERIAL
- DIFFICULT TO GROW HIGH QUALITY AllnAs LAYERS.
- PROCESSING
- Inp substrate is very fragile, difficult to handle without breaking THE WAFER.
- CONVENTIONAL HEMT PROCESSING TECHNOLOGY HAS TO BE MODIFIED FOR LATTICE-MATCHED HEMT FABRICATION.
- RELIABILITY
- **EXPERIENCED LEAKY GATE VERY LOW SCHOTTKY FORWARD AND REVERSE BREAKDOWN VOLTAGES, LESS RELIABLE OHMIC CONTACTS**
- THERMALLY UNSTABLE KINK EFFECT IN DRAIN I-V CHARACTERISTICS

### IngaAs LATTICE-MATCHED HEMT - APPLICATIONS

LOW-NOISE

- STATE-0F-THE-ART NOISE/GAIN PERFORMANCE DEMONSTRATED.

• HIGH-POWER

- HIGH TRANSCONDUCTANCE AND CURRENT DENSITY.

- TROUBLED BY LEAKY GATE CHARACTERISTICS AND LOW CHANNEL

**BREAKDOWN VOLTAGE** 

### SUMMARY

- InGaAS/InP LATTICE-MATCHED HEMTS PROVIDE BETTER MMW NOISE/GAIN PERFORMANCE.
- PRELIMINARY POWER PERFORMANCE IS INFERIOR TO INGAAS PSEUDOMORPHIC HEMTS.
- WORSE RELIABILITY COULD BE EXPECTED IN THE LATTICE-MATCHED HEMT.

MICROWAVE PERFORMANCE AND CIRCUIT APPLICATIONS OF InP/GaInAs HBTS

<u>Leve Aina</u>, Eric A. Martin, Mike Mattingly, Mary Serio, Erica Hemlpfling, and Lisa Stecker

> Allied-Signal Aerospace Company Aerospace Technology Center 9140 Old Annapolis Road Columbia, MD 21045

### MICROWAVE PERFORMANCE AND CIRCUIT APPLICATIONS OF InP/GainAs HBTs

BY

Leye Aina, Eric A. Martin, Mike Mattingly, Mary Serio, Erica Hempfling, Lisa Stecker

Allied-Signal Aerospace Company Aerospace Technology Center 9140 Old Annapolis Road Columbia, MD 21045

### **OUTLINE**

- MOTIVATION & JUSTIFICATION
- DC & MICROWAVE PERFORMANCE
- CIRCUIT APPLICATIONS

### JUSTIFICATION & APPLICATIONS

InP/GalnAs HAS THE MOST FAVORABLE PROPERTIES FOR HBTs

HIGH  $\Delta E_{\nu}$  LOW SURFACE STATE DENSITIES


InP/GalnAs COMPATIBLE WITH OPTIMUM OPTICAL DEVICES

LASER DIODES & LEDs AT 1.5 - 1.6  $\mu$ m

HBTS HAVE UNIQUE APPLICATION NICHES

NOISE & HIGH POWER MICROWAVE OSCILLATORS HIGH CURRENT DRIVERS FOR LASERS OR LEDS THRESHOLD INVARIANT LOGIC DEVICES LOW

### HBT STRUCTURE AND FABRICATION



### GROWTH

OMVPE AT 650°C

REACTANTS: TMI, TMA, TMG


DOPANT: Si & Zn

### FABRICATION PROCESS


ALL MESA ETCHING SiO<sub>2</sub> PASSIVATION & ISOLATION


EMITTER & COLLECTOR CONTACTS ---  $\rho_{\rm C} \sim 10^{-6}\, \Omega$  -cm<sup>2</sup> BASE CONTACTS ---  $\rho_{\rm C} \sim 10^{-7}\, \Omega$  -cm<sup>2</sup>


#### TYPICAL HBT LAYOUT




## I-V CHARACTERISTICS OF HBT WITH $5\times 10\mu m$ EMITTERS









### CIRCUIT TOPOLOGY OF HBT INVERTER



#### TRANSFER CHARACTERISTIC OF HBT INVERTER



- VOLTAGE GAIN = 15
- NOISE MARGIN = 6 VOLTS



# SUMMARY AND FUTURE WORK

• HIGH GAIN InP/GaInAs HBT

 $eta \sim$  240 FOR SMALL DEVICES

HIGH ft FOR A NON-SELF-ALIGNED HBT

HIGHER FREQUENCY DEVICES NEED A SELF-ALIGNED PROCESS.

FIRST CIRCUIT APPLICATION OF InP/GalnAs HBT

BASIC BUILDING BLOCK ECL INVERTER/DIFF. AMPL. -

FOR ANALOG & DIGITAL CIRCUITS

### MONOLITHIC AND DISCRETE MM-WAVE InP LATERAL TRANSFERRED-ELECTRON OSCILLATORS

S. C. Binari, R. E. Neidert, K. E. Meissner

Naval Research Laboratory Washington, DC 20375

This work was sponsored by the Office of Naval Research.

# LATERAL TRANSFERRED-ELECTRON OSCILLATORS MONOLITHIC AND DISCRETE MM-WAVE INP

S.C. BINARI, R.E. NEIDERT, K.E. MEISSNER

NAVAL RESEARCH LABORATORY WASHINGTON, DC 20375 THIS WORK WAS
SPONSORED BY THE
OFFICE OF
NAVAL RESEARCH



## OUTLINE


- INTRODUCTION
- DISCRETE DEVICE DESIGN AND PERFORMANCE
- MONOLITHIC OSCILLATOR DESIGN AND **PERFORMANCE**
- SUMMARY

# **OSCILLATORS** INP ADVANTAGES FOR TRANSFERRED-ELECTRON

- HIGHER PEAK-TO-VALLEY VELOCITY RATIO
- LESS TEMPERATURE SENSITIVE PEAK-TO-VALLEY **VELOCITY RATIO**
- FASTER CENTRAL VALLEY ELECTRON DYNAMICS
- HIGHER THERMAL CONDUCTIVITY



# TRANSFERRED-ELECTRON DEVICE STRUCTURES



CATHODE mmmmmmmm

n-LAYER

LATERAL


VERTICAL

ANODE

n + SUBSTRATE




## SELF-ALIGNED NOTCH FABRICATION SEQUENCE



DISCRETE DEVICE I-V CHARACTERISTICS CURVE B: LcA = 2.7 mm, WITHOUT NOTCH CURVE A: L<sub>CA</sub> = 2.7µm, WITH NOTCH 4 APPLIED VOLTAGE (V) ω ~ 10 70<u>7</u> 30 60 201 9 80 50 40 (Am) TNBRRUD

EFFICIENCY VERSUS DEVICE LENGTH AT Ka-BAND




NOT THE DAY

# INP TRANSFERRED-ELECTRON OSCILLATOR DISCRETE DEVICE PERFORMANCE

EFFICIENCY (%)	6.7	9.0	0.2
CW POWER (mW)	29.1	6.0	0.4
FREQUENCY (GHz)	29.9	75.2	98.5
DEVICE LENGTH, L CA (µm)	2.7	1.5	1.5





# SUMMARY

- INVESTIGATED A LATERAL DEVICE STRUCTURE
- KEY DESIGN FEATURE IS HIGH RESISTIVITY NOTOR
- EASILY INTEGRATED INTO MONOLITHIC CIRCUIT
- DISCRETE DEVICES IN TUNABLE WAVEGUIDE CAVITIES
- HIGHEST REPORTED EFFICIENCY OF 6.7% WITH 29.1 mW AT 29.9 GHz
- HIGHEST FREQUENCY OSCILLATIONS 0.4 mW AT 98.5 GHz 0.9 mW AT 75.2 GHz
- DEMONSTRATED FIRST MONOLITHIC OSCILLATOR 0.1 mW POWER OUTPUT AT 79.9 GHz INCORPORATING A LATERAL TED



REPORT DOCUMENTATION PAGE Form Approved OMB No. 0704-0188 Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget. Paperwork Reduction Project (0704-0188), Washington, DC 20503. 2. REPORT DATE 3. REPORT TYPE AND DATES COVERED 1. AGENCY USE ONLY (Leave blank) December 1989 Final 4. TITLE AND SUBTITLE 5. FUNDING NUMBERS JOINT NOSC/NRL InP MICROWAVE/MILLIMETER WAVE TECHNOLOGY WORKSHOP 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) 8. PERFORMING ORGANIZATION REPORT NUMBER Naval Ocean Systems Center Naval Research Laboratory Washington, DC 20375-5000 **NOSC TD 1712** San Diego, CA 92152-5000 9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) 10. SPONSORING/MONITORING AGENCY REPORT NUMBER 11. SUPPLEMENTARY NOTES 12a DISTRIBUTION/AVAILABILITY STATEMENT 12b. DISTRIBUTION CODE Approved for public release; distribution is unlimited. 13. ABSTRACT (Meximum 200 words) This document is a compilation of material presented at the Joint Naval Ocean Systems Center/ Naval Research Laboratory InP Microwave/Millimeter Wave Technology Workshop that was held in San Diego, CA on 25-26 January 1989. 14. SUBJECT TERMS 15 NUMBER OF PAGES indium phosphide (InP) microwave MISFET<sub>8</sub> milliwave optoelectronics 19 SECURITY CLASSIFICATION OF ABSTRACT 18. SECURITY CLASSIFICATION OF THIS PAGE 17 SECURITY CLASSIFICATION OF REPORT 20 LIMITATION OF ABSTRACT

UNCLASSIFIED

**UNCLASSIFIED** 

UNCLASSIFIED